Difference between revisions of "Booting options (SBC Lynx)"
(→Internal boot) |
|||
| Line 64: | Line 64: | ||
!Notes | !Notes | ||
|- | |- | ||
| − | | XUBx0xxx<br>XUBx2xxx|| pull-down || pull-down || pull-down || pull-down || pull-up || pull-down || pull-down || pull-down | + | | XUBx0xxx<br>XUBx2xxx|| pull-down || pull-down || pull-down || pull-down || pull-up || pull-down || pull-down || pull-down || pull-up || pull-up || pull-up || pull-up || pull-up || pull-down || pull-up || pull-up || pull-down || pull-down || pull-up || pull-up || pull-up || pull-up || pull-up || pull-up || |
|- | |- | ||
| − | | XUBx1xxx<br>XUBx2xxx|| | + | | XUBx1xxx<br>XUBx2xxx|| TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || TBD || || TBD || TBD || TBD || |
|} | |} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
===Serial downloader=== | ===Serial downloader=== | ||
Revision as of 15:41, 12 October 2016
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
 SBC Lynx is extremely flexible in terms of hardware configurations. This document describes main options related to booting. In case you need a configuration that is not listed here, please contact [mailto:sales@dave.eu |
Introduction[edit | edit source]
SBC Lynx is built upon NXP iMX6UL processor. This component supports several booting options that are summarized here. Reading of that section is recommended for understanding this document.
Interested reader may find an exhaustive discussion of iMX6UL boot options in the Applications Processor Reference Manual[1].
Available options[edit | edit source]
By default, eFUSE bits are not supported as bootstrap option [1]. Thus two actual modes can be selected by S12.1 and S12.2 switches, as listed in the following table.
| BOOT_MODE[1:0] | Boot type | S12.2 (BOOT_MODE1) | S12.1 (BOOT_MODE0) | Notes |
|---|---|---|---|---|
| 00 | Boot from eFUSEs | off | off | Supported on request only |
| 01 | Serial downloader | off | on | |
| 10 | Internal boot | on | off | Default |
| 11 | reserved |
[1] Nevertheless, SBC Lynx can support this option. This is a clear example of a feature that can be implemented on request. For more information please contact department.
Internal boot[edit | edit source]
When Internal boot mode is selected, GPIO override technique is used to configure bootstrap flags, also known as BOOT_CFG bits. This means that 24 processor's signals - specifically LCD1_DATA[23:00] - need to be pulled up or down to select the proper configuration.
The following table summarizes these configurations. Pull-up/down resistors are 10kOhm.
| Ordering code(s) | LCD_DATA23 (BOOT_CFG4_7) | LCD_DATA22 (BOOT_CFG4_6) | LCD_DATA21 (BOOT_CFG4_5) | LCD_DATA20 (BOOT_CFG4_4) | LCD_DATA19 (BOOT_CFG4_3) | LCD_DATA18 (BOOT_CFG4_2) | LCD_DATA17 (BOOT_CFG4_1) | LCD_DATA16 (BOOT_CFG4_0) | LCD_DATA15 (BOOT_CFG2_7) | LCD_DATA14 (BOOT_CFG2_6) | LCD_DATA13 (BOOT_CFG2_5) | LCD_DATA12 (BOOT_CFG2_4) | LCD_DATA11 (BOOT_CFG2_3) | LCD_DATA10 (BOOT_CFG2_2) | LCD_DATA09 (BOOT_CFG2_1) | LCD_DATA08 (BOOT_CFG2_0) | LCD_DATA07 (BOOT_CFG1_7) | LCD_DATA06 (BOOT_CFG1_6) | LCD_DATA05 (BOOT_CFG1_5) | LCD_DATA04 (BOOT_CFG1_4) | LCD_DATA03 (BOOT_CFG1_3) | LCD_DATA02 (BOOT_CFG1_2) | LCD_DATA01 (BOOT_CFG1_1) | LCD_DATA00 (BOOT_CFG1_0) | Notes | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| XUBx0xxx XUBx2xxx |
pull-down | pull-down | pull-down | pull-down | pull-up | pull-down | pull-down | pull-down | pull-up | pull-up | pull-up | pull-up | pull-up | pull-down | pull-up | pull-up | pull-down | pull-down | pull-up | pull-up | pull-up | pull-up | pull-up | pull-up | ||
| XUBx1xxx XUBx2xxx |
TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD |
Serial downloader[edit | edit source]
References[edit | edit source]
- ↑ NXP, IMX6ULRM, i.MX 6UltraLite Applications Processor Reference Manual
