Open main menu

DAVE Developer's Wiki β

Changes

BELK-WP-001: Xilinx Zynq-7000 Errata management

116 bytes added, 11:14, 22 November 2021
no edit summary
{{Applies To BoraX}}
{{Applies To BoraLite}}
{{AppliesToBORA WP}}
{{AppliesToBORA_Xpress_WP}}
{{AppliesToBORA Lite WP}}
{{InfoBoxBottom}}
__FORCETOC__
<section begin=Body/>
== Introduction ==
Using a complex SOC (''SystemOnChip'') should take into account that this kind of silicon devices ''may'' have some issue on the silicon itself and the errata list - available form the silicon manufacturer - has to be taken into account.
[[File:Zynq_Pl353_-2018.3-changelog.png| thumb | center| 600px | Zynq-7000 2018.3 change log]]
* for this fix, there is the related commit list and the related [https://github.com/Xilinx/linux-xlnx/commit/e255222b6543f6fc0996f582cabfea0ed883a0ed#diff-66e19a0c990470d282059d1fba0e9be3 commit] for the errata
<section end=Body/>
8,226
edits