Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→FSBL
** manually launch the command: <code>arm-xilinx-eabi-objcopy -v -O binary $PROJ_DIR/bora.sdk/SDK/SDK_Export/bora_FSBL/Debug/bora_FSBL.elf $PROJ_DIR/bora.sdk/SDK/SDK_Export/bora_FSBL/Debug/bora_FSBL.bin</code>
** configure the automatic binary generation on project build. In Project Explorer, right-click on <code>bora_FSBL</code> project and select <code>C/C++ Build Settings</code> and add the command <code>arm-xilinx-eabi-objcopy -v -O binary ${ProjName}.elf ${ProjName}.bin</code> on <code>Post-build steps</code>
N.B. When the Vivado project is modified, '''the binary must be re-generated''' with the following command:
<code>python fpga-bit-to-bin.py --flip $PROJ_DIR/bora.runs/bora_run_impl/bora_design_wrapper.bit $PROJ_DIR/bora.runs/bora_run_impl/bora_design_wrapper.bin</code>
== Documentation ==