Open main menu

DAVE Developer's Wiki β

Changes

AxelEVB-Lite

203 bytes removed, 08:10, 1 September 2022
no edit summary
{{ImportantMessage|text=This page provides information for the AxelEVB-Lite carrier board model S-EVBA1000C1R (BOM 1.0.4), provided with XELK kits version 2.1.0 and above.
 
For AxelEVB-Lite revision 0 manufactured before the release of XELK 2.1.0, please refer to [[AxelEVB-Lite_rev.0|this page]].
}}
 
{{ObsoleteWikiPage|link=AXEL_Lite_SOM/AXEL_Lite_Evaluation_Kit}}
 
{{InfoBoxTop}}
{{AppliesToAxel}}
{{AppliesToAxelLite}}
{{AppliesToAxelEsatta}}
{{InfoBoxBottom}}
[[File:Axelevb-lite-01.png|500px|frameless|border]]==Introduction==
==Introduction==AxelEVB-Lite is a carrier board designed to host [[File:Axel Ultra SOM-evb-lite-revA 02.jpg|Axel Ultra]] and [[Axel Lite SOM500px|Axel Lite]] (through an adapter) SoMs. It exports some specific peripherals connectors and acts as an adaptation board used in combination with [[:Category:Dacuframeless|Dacuborder]] carrier board.
This page provides information for the AxelEVB-Lite is a carrier board model S-EVBA1000C1R designed to host [[:Category:AxelUltra|AXEL ULTRA]] and [[:Category:AxelLite|AXEL LITE]] (BOM 1.0.4through an adapter), provided with XELK kits version 2.1SoMs.0 It exports some specific peripherals connectors and above. If you have a acts as an adaptation board from a previous version of the XELK kit (older than 2.1.0), please contact used in combination with [[mailto:support-axel@dave.eu support-axel@dave.euCategory:Dacu|Dacu]]carrier board.
==Block Diagram==
The following picture shows Axel-EVB-Lite's block diagram:
[[File:Axelevb-lite-block diagram.png|700px|frameless|border|centre]]
== Features ==
* 1x USB OTG,1x USB HOST
* Serial port (RS232)
* JTAG
* HDMI connector
* SATA connector
!Description
|-
| <strike>ETH0 interface</strike>| <strike>Mistake in the connection of the center tap pins. They should be separated from one another and connected through separate 0.1μF common-mode capacitors to ground (for further details (eg: connection and selection of the magnetics), please refer to the Micrel KSZ9031RNX datasheet).</strike>
|-
|}
|----
|J4.135
|SD1_CMDNC
| -
| -
|----
|J4.137
|SD1_CLKNc
| -
| -
|----
|J4.16
|USB_OTG_VBUSN.C.|USB power supply (+5V)-
| -
|----
|J4.18
|DISP0_DAT21DISP0_DAT18
|Digital video: data-bit[21]
| -[Mount option]
|----
|J4.20
|----
|J4.24
|DISP0_DAT22DISP0_DAT21|Digital video: data-bit[2221]| -[Mount option]
|----
|J4.26
|DISP0_DAT23DISP0_DAT20|Digital video: data-bit[2320]| -[Mount option]
|----
|J4.28
|----
|J4.32
|KEY_ROW4/VDDSOC_CAPN.C.|USB OTG control signal-
| -
|----
|----
|J4.70
|LCD0_BKLT_PWMSD4_DATA2|LCD0 backlight control signal-
| -
|----
|----
|J5.63
|N.C.AUD4_TXFS
| -
| -
|----
|J5.75
|CSI0_DAT17DI0_PIN4
| -
| -
|----
|J5.77
|CSI0_DAT18SD4_DATA0
| -
| -
|----
|J5.79
|CSI0_DAT19EIM_D23
| -
| -
|----
|J5.81
|N.C.DISP0_DAT18
| -
| -
|----
|J5.83
|N.C.DISP0_DAT19
| -
| -
|----
|J5.68
|N.C.AUD4_TXC
| -
| -
|----
|J5.70
|N.C.AUD4_RXD
| -
| -
|----
|J5.74
|N.C.AUD4_TXD
| -
| -
!Notes
|-
|1 11 || ETH0_TXRX0_P || - || -
|-
|2 10 || ETH0_TXRX0_M || - || -
|-
|3 4 || ETH0_TXRX1_P || - || -
|-
|4 3 || ETH0_TXRX2_P || - || -
|-
|5 2 || ETH0_TXRX2_M || - || -
|-
|6 5 || ETH0_TXRX1_M || - || -
|-
|7 8 || ETH0_TXRX3_P || - || -
|-
|8 9 || ETH0_TXRX3_M || - || -
|-
|9 15 || NVCC_AXEL_I/O_3.3V/1.8V ETH0_LED1 || - || -
|-
|10 13 || ETH_SH ETH0_LED2 || - || -
|-
|1117, 13 || NVCC_AXEL_I/O_3.3V/1.8V || - || -|-|12 || ETH0_LED1 || - || -|-|14 || ETH0_LED2 || - || -|-|15, 16 18 || ETH_SH || - || -
|-
|}
|}Please refer to the carrier board schematics for details on center taps connection.
=== PCI Express - J7 ===
!Notes
|-
|1, 2 || 3.3V_LCD3V_LCD1 || +3.3V || -
|-
|3, 4, 7, 10,<br>13, 16, 19 || DGND|| Ground || -
|}
=== J12 J56 ===
J12 J56 is a 2x1-pn 2.54mm pitch connector. The following table reports the connector's pinout:
{| class="wikitable"
|-
|2 || EXT_12V|| 12V Power Supply || -
|-
|}
 
=== MLB - J13 ===
J13 is a QSH–020–01–L–D–A 0,50 mm Hi-speed socket. It is connected to the MLB Port.
 
The following table reports the connector's pinout:
 
{| class="wikitable"
|-
!Pin#
!Pin name
!Function
!Notes
|-
|1 ||MLB_SN || - || -
|-
|2 ||ENET_TXD1//1V2_ETH || - || -
|-
|3 ||MLB_SP || - || -
|-
|4, 5, 7, 8,<br>12, 13, 14, 15,<br>16, 18, 20, 21,<br>22, 23, 25, 26,<br>27, 28, 29, 30,<br>31, 32, 36 ||N.C || - || -
|-
|9 ||MLB_DN || - || -
|-
|11 ||MLB_DP || - || -
|-
|17 ||MLB_CN || - || -
|-
|19 ||MLB_CP || - || -
|-
|24 ||EIM_CS1 || - || -
|-
|25 ||GPIO_7//FLEXCAN1_H || - || -
|-
|33 ||KEY_COL3/I2C2_SCL|| - || -
|-
|34 ||GPIO_17 || - || -
|-
|35 ||KEY_ROW3/I2C2_SDA || - || -
|-
|37, 38, 39 ||NVCC_AXEL_I/O_3.3V/1.8V || - || -
|-
|40 ||EXT_12V || - || -
|-
|41, 42, 43, 44 ||DGND || Ground || -
|-
|}
!Notes
|-
|1 || CSI_D15,SPI_MOSI_IPU2_CS1<br>SPI_MOSI_IPU2_CS1 [CSI_D15] || CAM DATA[15] || -
|-
|2 || CSI_D14|| CAM DATA[14] || -
|5 || SPI1_CLK_IPU2_CS1|| - || -
|-
|6 || SPI1_CLK_IPU2_CS1SPI1_MISO_IPU2_CS1|| - || -
|-
|7 || CMOS_I2C_SDA|| I2C DATA || -
|}
=== USB MIPI camera connector - J26 J53 ===
J26 J53 is a standard USB Mini AB 33-pin 0.50mm pitch ZIF connector.
The following table reports the connector's pinout:
!Notes
|-
|1 ||VIN_USBCSI_CLK0P || Power Supply - || -
|-
|2 ||USBDN CSI_CLK0M || USB Data- || -
|-
|3 4 ||USBDP CSI_D0P || USB Data+ - || -
|-
|4 5 ||N.C. CSI_D0M || - || -
|-
|5 7 ||DGND CSI_D1P || Ground - || -
|-
|6, 7, 8, 9 ||RING CSI_D1M || Shield to Ground - || -
|-
|}10 || CSI_D2P || - || - === UART3 |- J28 === J28 is a standard DB9 connector for the RS232 two|11 || CSI_D2M || -wires UART3 port. The following table reports the connector's pinout: {| class="wikitable" | -
|-
!Pin# !Pin name!Function!Notes|13 || CSI_D3P || - || -
|-
|1, 4, 6, 914 |N.C.|N.C.CSI_D3M || - || -
|-
|216 |UART_EXT_RX|Receive lineDSI_D1P |Connected to protection diode array| - || -
|-
|317 |UART_EXT_TX|Transmit lineDSI_D1M |Connected to protection diode array| - || -
|-
|519 || DSI_D0P || - || -|DGND-|Ground20 || DSI_D0M || - ||-
|-
|722 |UART_EXT_RTS|UART3 RTSDSI_CLK0P || - || -
|-
|823 |UART_EXT_CTS|UART3 CTSDSI_DCK0M || - || -
|-
|} === USB OTG 3, 6, 9, 12<br>15, 18, 21, 24 || DGND || - J29 === J29 is a standard USB Micro AB connector. The following table reports the connector's pinout: {| class="wikitable" | -
|-
!Pin# !Pin name!Function!Notes|25 || KEY_COL3/I2C2_SCL || - || -
|-
|1 26 ||USB_OTG_VBUS_FKEY_ROW3/I2C2_SDA || Power Supply - || -
|-
|2 27, 28 ||OTG_DM3.3V || USB Data- || -
|-
|3 29 ||OTG_DPGPIO_19 || USB Data+ - || -
|-
|4 30 ||OTG_ID GPIO_18 || OTG ID signal - || -
|-
|5 31 ||USB_OTG_DGNGPIO_16 || Ground - || -
|-
|632, 7, 8, 9 33 ||USB_OTG_SHIELD5V || Shield to Ground - || -
|-
|}
=== SOM Power Voltage Selector USB OTG - J32 J29 === J29 is a standard USB Micro AB connector.
J32 is a 4x2-pin 2.54 pitch vertical header. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 || -DGND || - Ground || -
|-
|2 || -OTG_ID || - USB OTG ID || -
|-
|3 || -USB_OTG_DP || - USB OTG Data+ || -
|-
|4 || -USB_OTG_DN || USB OTG Data- || -
|-
|5 || -USB_OTG_VBUS|| - Power Supply || -
|-
|6 || -|| - || -|-|, 7 || -|| - || -|-|, 8 , 9 || -USB_OTG_SHIELD || - Shield to Ground || -
|-
|}
=== SOM Power Voltage Selector - J32 === J32 is a 4x2-pin 2.54 pitch vertical header for SOM power voltage selection. The available configurations are the following:
* all open: 2.8V
* 1-2 closed: 3.0V
|7 || NVCC_EIM_EXT || - || -
|-
|8 || SD3_DATA6 SD4_DATA2 || - || -
|-
|9 || RGMII_MDC || - || -
|-
|10 || SD3_DATA7 SD4_DATA1 || - || -
|-
|11 || RGMII_MDIO || - || -
|14 || NVCC_LCD_EXT || - || -
|-
|15 || DATA0SD4_DATA0/NANDF_DQS || - || -
|-
|16 || KEY_COL3/I2C2_SCL || - || -
|13 || WDT_WDI//VDDPU || - || -
|-
|14 || DGND SW2_1.8V/3.3V || Ground - || -
|-
|15 || EIM_D16 || - || -
|17 || EIM_D18 || - || -
|-
|18 || DGND NOR_WP || Ground - || -
|-
|19 || DGND || Ground || -
!Function
!Notes
|-
|1, 2 ||3.3V_LCD0 || +3.3V || -
|-
|1, 2, 5, 8,<br>11, 14, 17, 19,<br>20 ||DGND || Ground || -
|}
=== IPU1_CSI0 (1/2) LVDS0 - J50 J54 ===
J50 J54 is a 10x2DF13A-pin 2.54mm pitch vertical 20DP header. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 || CSI0_DAT11 || CAM DATA[11] || -|-|, 2 || R_CMOS_CLK_IPU1_CSI0 || CMOS Clock 3.3V_LCD0 || -|-|+3 || CSI0_DAT10 || CAM DATA[10] || -|-|4 || DGND || Ground || -|-|5 || CSI0_DAT9 || CAM DATA[9] || -|-|6 || CMOS_I2C_SDA|| I2C DATA|| -|-|7 || CSI0_DAT8 || CAM DATA[8] .3V || -
|-
|8 3, 4, 7, 10,<br>13, 16, 19, 21, 22 || CMOS_I2C_SCLDGND || I2C CLOCK Ground || -
|-
|9 5 || CSI0_DAT7 LVDS0_TX0_N || CAM DATA[7] TX0- || -
|-
|10 6 || CMOS_RST#_IPU1_CSI0 LVDS0_TX0_P || CMOS_RST#TX0+ || -
|-
|11 9 || CSI0_DAT6 LVDS0_TX1_P || CAM DATA[6] TX1+ || -
|-
|12 8 || CMOS_OE#_IPU1_CSI0 LVDS0_TX1_N || CMOS_OE# TX1- || -
|-
|13 11 || CSI0_DAT5 LVDS0_TX2_N|| CAM DATA[5] TX2- || -
|-
|14 12|| DGND LVDS0_TX2_P|| Ground TX2+ || -
|-
|15 14 || CSI0_DAT4 LVDS0_CLK_N || CAM DATA[4] Clock- || -
|-
|16 15 || CAM_VCC_2.8V_IPU1_CSI0 LVDS0_CLK_P || 2.8V Power Supply Clock+ || -
|-
|17 || EIM_D30 LVDS0_P17 || CAM DATA[3] - || -
|-
|18 || CAM_VCC_2.8V_IPU1_CSI0 LVDS0_P18 || 2.8V Power Supply - || -
|-
|19 || EIM_D31 |20 | CAM DATA[2] |LVDS0_P20 | -|-|20 || DGND || Ground || -
|-
|}
=== IPU1_CSI0 (2/2) - J51 J19 ===
J51 J19 is a 10x225x2-pin 2.54mm pitch vertical header. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 , 2, 6, 15, 24<br>29, 40, 49,50 || EIM_D26 DGND || CAM DATA[1] Ground || -
|-
|2 3, 5, 7, 17, 19<br>31, 33, 35 || DGND N.C. || Ground Not connected || -
|-
|3 20, 22, 26, 28<br>30, 34 || EIM_D27N.C. || CAM DATA[0] Not connected || -
|-
|4, 5, 6 || CAM_VCC_IPU1_CSI0CSI0_PIXCLK || 3.3V Power Supply CMOS Clock || -
|-
|7 9 || CSI0_PIXCLKCSI0_DAT15 || CAM Pixel Clock DATA[15] || -
|-
|8 10 || DGND CAM_VCC_IPU1_CSI0 || Ground IPU1 CSI0 Power Supply || -
|-
|9 11 || CSI0_MCLKCSI0_DAT16 || CAM Hsync DATA[16] || -
|-
|10 12 || CAM_VCC_1.8V_IPU1_CSI0CSI0_VSYNC || 1.8V Power Supply CSI0 Vertical Sync || -
|-
|11 13 || CSI0_VSYNCCSI0_DAT17 || CAM Vsync DATA[17] || -
|-
|12 14 || CAM_VCC_1.8V_IPU1_CSI0CSI0_MCLK || 1.8V Power Supply CSI0 MCLK || -
|-
|13 16 || CSI0_DAT12GPIO_19 || CAM DATA[12] GPIO 19 || -
|-
|14 18 || CSI0_DAT13EIM_D26 || CAM DATA[13] EIM D26 || -
|-
|15 21 || CSI0_DAT16CSI0_DAT9 || CAM DATA[169] || -
|-
|16 23 || CSI0_DAT19CSI0_DAT10 || CAM DATA[1910]|| -
|-
|17 25 || CSI0_DAT17CSI0_DAT11 || CAM DATA[1711]|| -
|-
|18 27 || CSI0_DATA_ENCSI0_DAT12 || CAM DATA Enable [12] || -
|-
|19 32 || CSI0_DAT18CAM_VCC_IPU1_CSI0 || CAM DATA[18] - || -
|-
|20 36 || NVCC_EIM_EXTEIM_D27 || CSI1_VEXT EIM D27 || -
|-
|} === MicroSD 37 || CSI0_DAT4 || CAM DATA[4] || - J52 === J52 is a microSD memory card connector. The following table reports the connector's pinout: {| class="wikitable"
|-
!Pin# !Pin name!Function!Notes|38 || CSI0_DAT6 || CAM DATA[6] || -
|-
|1 39 ||SD2_DAT2|CSI0_DAT5 || CAM DATA[25] || -
|-
|2 41 ||SD2_DAT3CSI0_DAT18 ||| Card Detect/CAM DATA[318] || -
|-
|3 42 ||SD2_CMDCSI0_DAT7 ||| CMD line CAM DATA[6] || -
|-
|4 43 ||NVCC_AXEL_I/O_3.3V/1.8VCSI0_DAT19 ||| Power Supply CAM DATA[19] || -
|-
|5 44 ||SD2_CLKCSI0_DAT8 ||| Clock CAM DATA[8] || -
|-
|6, 9, 10, 11, 12 45 ||DGNDCSI0_DAT13 ||| - CAM DATA[13] || -
|-
|7 46 ||SD2_DAT0KEY_ROW3/I2C2_SDA ||| DATA[0] - || -
|-
|8 47 ||SD2_DAT1|CSI0_DAT14 || CAM DATA[114] || -
|-
|13 48 ||GPIO_0KEY_COL3/I2C2_SCL || - ||Pull up to 3.3V with 10K Ohm -
|-
|}
=== Pin strip connectors Boot MicroSD - J52 ===
==== J-PROG-MICRO1 ==== J-PROG-MICRO1 J52 is a 3x2-pin, 2.54mm pitch header, pinstrip microSD memory card connector. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 || BKGD_JM60SD1_DAT2||| DATA[2] || - |-|2 ||SD1_DAT3||| Card Detect/DATA[3] || -|-|3 ||SD1_CMD||| CMD line || -|-|4 ||3.3V||| Power Supply || -
|-
|2 5 || DGNDSD1_CLK|| Ground | Clock || -
|-
|36, 5 9, 10, 11, 12 ||DGND| N.C. || - || -
|-
|4 7 || RST_JM60SD1_DAT0|| - | DATA[0] || -
|-
|6 8 || VIN_USBSD1_DAT1||| DATA[1] || -|-|13 ||3.3V|| - || -
|-
|}
==== JGeneral purpose SD connector -PROG-PMIC1 =J55 ===
J-PROG-PMIC1 J52 is a 4x2-pin, 2.54mm pitch header, pinstrip microSD memory card connector. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 || PMIC_PROG_VPGMSD2_DAT3|| - | DATA[3] || -
|-
|2 || 2V8-4V5SD2_CMD|| - | CMD line || -
|-
|3 , 6 || DGND||| Ground || -
|-
|4 || PMIC_PROG_SCL3.3V|| - | Power Supply || -
|-
|5 || PMIC_PROG_SDASD2_CLK|| - | Clock || -
|-
|6 7 || PMIC_PWRON SD2_DAT0|| - | DATA[0] || -
|-
|7 8 || MCU_GPIO1SD2_DAT1|| - | DATA[1] || -
|-
|8 9 || MCU_GPIO2SD2_DAT2|| - | DATA[2] || -
|-
|}
==== JSPI PMOD -SEL-PROG1 =JP17 ===
J-SEL-PROG1 JP17 is a 3x112-pin, 26x2x2.54mm 54 pitch vertical header, pinstrip connector. The following table reports the pinout of the connector's pinout:
{| class="wikitable"
!Notes
|-
|1 || 2V8SD2_DATA1||| -4V5|| -|-|2 ||GPIO_17 ||| - || -|-|3 ||SD2_CMD ||| - || -|-|4, 6, 8 ||N.C.||| Not connected || -|-|5 ||SD2_DATA0 ||| || -|-|7 ||SD2_CLK ||| - || -
|-
|2 9, 10 || MIC_PROG_GATE_CTRlDGND || - | Ground || -
|-
|11, 12 ||+3 .3V || DGND|| Ground - || -
|-
|}
The available configurations are:* jumper on 1-2, enable PMIC connection to programmer* jumper on 2-3, disable PMIC connection to programmer=== Pin strip connectors ===
==== SATA J- JP1 PROG-PMIC1 ====
JP1 J-PROG-PMIC1 is a 74x2- pin , 2.54mm pitch header SATA , pinstrip connector. The following table reports the connector's pinout:
{| class="wikitable"
!Notes
|-
|1, 4, 7|| DGNDPMIC_PROG_VPGM|| Ground - || -
|-
|2 || 2V8-4V5|| - || -|-|3 || DGND|| Ground || -|-|4 || PMIC_PROG_SCL|| - || -|-|5 || PMIC_PROG_SDA|| - || -|-|6 || PMIC_PWRON || - || -|-|7 || MCU_GPIO1|| - || -|-|8 || MCU_GPIO2|| - || -|-|} ==== J-SEL-PROG1 ==== J-SEL-PROG1 is a 3x1-pin, 2.54mm pitch header, pinstrip connector. The following table reports the connector's pinout: {| class="wikitable" |-!Pin# !Pin name!Function!Notes|-|1 || 2V8-4V5|| - || -|-|2 || PMIC_PROG_GATE_CTRl|| - || -|-|3 || DGND|| Ground || -|-|} The available configurations are:* jumper on 1-2, enable PMIC connection to programmer* jumper on 2-3, disable PMIC connection to programmer ==== SATA - JP1 ==== JP1 is a 7- pin header SATA connector. The following table reports the connector's pinout: {| class="wikitable" |-!Pin# !Pin name!Function!Notes|-|1, 4, 7|| DGND|| Ground || -|-|2 || SATA_TXP|| Sata TX+ || -|-|3 || SATA_TXN|| Sata TX- || -|-|5 || SATA_RXN|| Sata RX- || -|-|6 || SATA_RXP|| Sata RX+ || -|-| - || SH1|| Shield || -|-| - || SH2|| Shield || -
|-
|}
!Notes
|-
|1 || - || - || Connetted Connected to pin 3
|-
|2 || DGND|| Ground|| -
|-
|3 || - || - || Connetted Connected to pin 1
|-
|4, 6, 8, 10,<br>12, 14, 16 || NVCC_CSI_EXT|| - || -
!Notes
|-
|1 || - || - || Connetted Connected to pin 3
|-
|2 || DGND|| Ground|| -
|-
|3 || - || - || Connetted Connected to pin 1
|-
|4, 6, 8, 10,<br>12, 14, 16 || NVCC_EIM_EXT|| - || -
|}
==== MIPI CSI - JP7 ====
 
JP7 is a 8x2-pin 2.54mm pitch header pinstrip connector. The following table reports the connector's pinout:
 
{| class="wikitable"
|-
!Pin#
!Pin name
!Function
!Notes
|-
|1 || CSI_D3P || Data3 + ||
|-
|2, 5, 8, 11,<br> 14, 16 || DGND|| Ground|| -
|-
|3 || CSI_D3N || Data3- ||
|-
|4 || CSI_D2P|| Data2+ || -
|-
|6 || CSI_D2M|| Data2-|| -
|-
|7 || CSI_D1P|| Data1+|| -
|-
|9 || CSI_D1M|| Data1- || -
|-
|13 || CSI_CLK0P|| Clock+ || -
|-
|15 || CSI_CLK0M|| Clock- || -
|-
|}
==== EXPANSION CONNECTOR - JP8 ====
|}
==Boot configurations == MIPI DSI The AxelEVB- JP11 Lite carrier board can host two different SoM's, [[:Category:AxelUltra|Axel Ultra]] and [[:Category:AxelLite|Axel Lite]]. The following sections detail boot configuration options, which differ depending on the SoM. ===Axel Ultra======= uSD card ==== Dip-switch configuration: <pre>S5[1..8] : On Off On On On On Off OffS6[1..8] : Off Off On On Off On On OnS7[1..8] : Off Off On On On On On On S8[1..8] : On Off On On Off On On OnS9[1..2] : Off Off</pre>
JP11 is a 8x2-pin 2.54mm pitch header pinstrip connector. The following table reports the connector's pinout:==== SPI NOR flash ====
{| class="wikitable" |Dip-switch configuration:!Pin# !Pin name<pre>!FunctionS5[1..8] : On On Off Off On On Off Off !NotesS6[1..8] : Off Off On On Off On On On|-S7[1..8] : Off Off On Off Off Off On Off|S8[1, 2, 7, ..8,<br> 12, 13, 15, 16 || DGND || Ground || |-|3 || DSI_D1M || Data1 - || |-|4 || DSI_CLOCK0M || Clock - |||-|5 || DSI_D1P || Data1 + |||-|6 || DSI_CLOCK0P ] : On Off On On Off On On || Clock + ||On|-S9[1..2] : Off Off|9 || DSI_DOP|| Data0 + |||-|10 || NVCC_AXEL_I</O_3.3V/1.8|| - ||pre>|-===Axel Lite===|11 || DSI_D0M|| Data0 In this case, it is required to use the [[AxelEVB- |||Lite-Adapter (AxelLite)|14 || SW4_xV/1specific revision A adapter]] to plug the SoM.8V || Regarding the boot options, please refer to [[AxelEVB- |||Lite-Adapter_(AxelLite)#Revision_A_2|}this section]].
==SchematicsTechnical documents ==
===Schematics===* ORCAD: http://wwwmirror.dave.eu/systemaxel/hw/filesAxelEVB/arearev-riservataA/axelevb-litelite_S-EVBA1000C1R_1.0.98.3-XELK-dsndsn_.zip* PDF: http://wwwmirror.dave.eu/systemaxel/hw/filesAxelEVB/arearev-riservataA/axelevb-litelite_S-SEVBA1000C1R_1.EVBA1000C0R-0.9.38.pdf
===BOM===* AxelEVB-Lite: http://wwwmirror.dave.eu/systemaxel/hw/filesAxelEVB/arearev-riservataA/axelevbAXELEVB-lite_BOM_SLITE_S.EVBA1000C0R_0EVBA1000C1R.91.30.CSV_8.zip
===Layout===* http://wwwmirror.dave.eu/systemaxel/hw/filesAxelEVB/arearev-riservataA/axelevb-lite_CS151613_assem_viewlite_S-EVBA1000C1R_CS151613A_AssemView.pdf
===Mechanical===* DXF: http://wwwmirror.dave.eu/systemaxel/hw/filesAxelEVB/arearev-riservataA/axelevb-lite_2D_CS151613lite-S-EVBA1000C1R_CS151613A-2D.dxf_.zip* IDF (3D): http://wwwmirror.dave.eu/systemhw/filesaxel/areaAxelEVB/rev-riservataA/axelevb-lite_3D_CS151613lite-S-EVBA1000C1R_CS151613A-3D.idf_.zip
U0007
Bureaucrats, dave_user, Administrators
8,226
edits
Retrieved from "https://wiki.dave.eu/index.php/Special:MobileDiff/3383...16930"