AXEL Lite SOM/AXEL Lite Hardware/Peripherals/SPI
| History | |||
|---|---|---|---|
| ID# | Issue Date | Notes | |
| 27/10/2020 | New documentation layout | ||
Peripheral SPI[edit | edit source]
The Enhanced Configurable Serial Peripheral Interface (ECSPI) is a full-duplex, synchronous, four-wire serial communication block.
Description[edit | edit source]
The SPI interface available on AXEL Lite is based on i.MX6 ECSPI blocks.
The ECSPI port supports the following standards and features:
- Full-duplex synchronous serial interface
- Master/Slave configurable
- Four Chip Select (SS) signals to support multiple peripherals
- Transfer continuation function allows unlimited length data transfers
- 32-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SS) and SPI Clock (SCLK) are configurable
- Direct Memory Access (DMA) support
- Max operation frequency up to the reference clock frequency
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
