Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/SPI"
(→Description) |
|||
| Line 21: | Line 21: | ||
=== Description === | === Description === | ||
| − | The SPI interface available on AXEL Lite is based on i.MX6 SoC. The ECSPI port supports the following standards and features: | + | The SPI interface available on AXEL Lite is based on i.MX6 SoC. |
| + | |||
| + | The ECSPI port supports the following standards and features: | ||
* Full-duplex synchronous serial interface | * Full-duplex synchronous serial interface | ||
Revision as of 13:05, 8 October 2020
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Oct 2020 | New documentation layout | |
Peripheral SPI[edit | edit source]
The Enhanced Configurable Serial Peripheral Interface (ECSPI) is a full-duplex, synchronous, four-wire serial communication block.
Description[edit | edit source]
The SPI interface available on AXEL Lite is based on i.MX6 SoC.
The ECSPI port supports the following standards and features:
- Full-duplex synchronous serial interface
- Master/Slave configurable
- Four Chip Select (SS) signals to support multiple peripherals
- Transfer continuation function allows unlimited length data transfers
- 32-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SS) and SPI Clock (SCLK) are configurable
- Direct Memory Access (DMA) support
- Max operation frequency up to the reference clock frequency
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
