Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/GPIO"
m (U0007 moved page AXEL Lite SOM/AXEL Lite Hardware/Peripherals/GPIOs to AXEL Lite SOM/AXEL Lite Hardware/Peripherals/GPIO) |
|
(No difference)
| |
Revision as of 07:47, 8 October 2020
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Oct 2020 | New documentation layout | |
Peripheral GPIO[edit | edit source]
The GPIO general-purpose input/output peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs.
Description[edit | edit source]
The GPIOs interface available on AXEL Lite is based on i.MX6 SoC.
The GPIO functionality is provided through registers, an edge-detect circuit, and interrupt generation logic.
When configured as an output, it is possible to write to an internal register to control the state driven on the output pin. When configured as an input, it is possible to detect the state of the input by reading the state of an internal register. In addition, the GPIO peripheral can produce CORE interrupts.
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
