AXEL Lite SOM/AXEL Lite Hardware/General Information/Block diagram
< AXEL Lite SOM | AXEL Lite Hardware
Revision as of 14:23, 16 September 2020 by U0007 (talk | contribs) (Created page with "<section begin=History/> {| style="border-collapse:collapse; " !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History |- !style="border-le...")
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Sep 2020 | New layout documentation | |
Block diagram[edit | edit source]
The following picture shows simplified block diagram of AXEL Lite.
Main functional subsystems and interfaces are depicted.
The heart of AXEL Lite module is composed by the following components:
- NXP i.MX6 Solo / DualLite / Dual / Quad SoC application processor
- Power supply stage from single rail
- DDR3 memory banks
- NOR memory bank
- NAND memory bank
- main pheripheral's PHYs
- 1x 204 pins SO-DIMM connector with interfaces signals
