Open main menu

DAVE Developer's Wiki β

Changes

AURA SOM/AURA Hardware/Pinout Table

4,805 bytes added, 15:45, 17 May 2023
Pinout Table EVEN pins declaration
|Pin ALT-7
|FLEXIO1.FLEXIO[28]
|-
| rowspan="3" |J1.50
| rowspan="3" |CCM_CLK01
| rowspan="3" |CPU.CCM_CLK01
| rowspan="3" |AA2
| rowspan="3" |NVCC_3V3
| rowspan="3" |IO
| rowspan="3" |
|Pin ALT-0
|CCMSRCGPCMIX.CLK01
|-
|Pin ALT-4
|FLEXIO1.FLEXIO[26]
|-
|Pin ALT-5
|GPIO3_IO26
|-
| rowspan="3" |J1.52
| rowspan="3" |CCM_CLK02
| rowspan="3" |CPU.CCM_CLK02
| rowspan="3" |Y3
| rowspan="3" |NVCC_3V3
| rowspan="3" |IO
| rowspan="3" |
|Pin ALT-0
|CCMSRCGPCMIX.CLK02
|-
|Pin ALT-4
|FLEXIO1.FLEXIO[27]
|-
|Pin ALT-5
|GPIO3_IO27
|-
| rowspan="3" |J1.54
| rowspan="3" |CCM_CLK03
| rowspan="3" |CPU.CCM_CLK03
| rowspan="3" |U4
| rowspan="3" |NVCC_3V3
| rowspan="3" |IO
| rowspan="3" |
|Pin ALT-0
|CCMSRCGPCMIX.CLK01
|-
|Pin ALT-4
|FLEXIO2.FLEXIO[28]
|-
|Pin ALT-5
|GPIO4_IO28
|-
|J1.56
|DGND
|DGND
| -
| -
|G
|
|
|
|-
|J1.58
|ETH_RSTn
|LAN.RESETn
|43
|NVCC_3V3
|I
|Hardware mounting option
|
|
|-
|J1.60
|ETH_INTn
|LAN.INT_N
|39
|NVCC_3V3
|O
|Hardware mounting option
|
|
|-
| rowspan="6" |J1.62
| rowspan="6" |SAI1_RXD0
| rowspan="6" |CPU.SAI1_RXD0
| rowspan="6" |H20
| rowspan="6" |NVCC_3V3
| rowspan="6" |IO
| rowspan="6" |
|Pin ALT-0
|SAI1.RX_DATA[0]
|-
|Pin ALT-1
|SAI1.MCLK
|-
|Pin ALT-2
|SPI1.SOUT
|-
|Pin ALT-3
|UART2.DSR_B
|-
|Pin ALT-4
|MQS1.RIGHT
|-
|Pin ALT-5
|GPIO1.IO14
|-
| rowspan="3" |J1.64
| rowspan="3" |CCM_CLK04
| rowspan="3" |CPU.CCM_CLK04
| rowspan="3" |V4
| rowspan="3" |NVCC_3V3
| rowspan="3" |IO
| rowspan="3" |
|Pin ALT-0
|CCMSRCGPCMIX.CLK04
|-
|Pin ALT-4
|FLEXIO2.FLEXIO[29]
|-
|Pin ALT-5
|GPIO4_IO29
|-
| rowspan="8" |J1.66
| rowspan="8" |GPIO_IO16
| rowspan="8" |CPU.GPIO_IO16
| rowspan="8" |R21
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO16
|-
|Pin ALT-1
|SAI3.TX_BCLK
|-
|Pin ALT-2
|PDM.BIT_STREAM[2]
|-
|Pin ALT-3
|LCDIF.D[12]
|-
|Pin ALT-4
|UART3.CTS_B
|-
|Pin ALT-5
|SPI4.PCS2
|-
|Pin ALT-6
|UART4.CTS_B
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[16]
|-
| rowspan="8" |J1.68
| rowspan="8" |GPIO_IO19
| rowspan="8" |CPU.GPIO_IO19
| rowspan="8" |R17
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO19
|-
|Pin ALT-1
|SAI3.RX_SYNC
|-
|Pin ALT-2
|PDM.BIT_STREAM[3]
|-
|Pin ALT-3
|LCDIF.D[15]
|-
|Pin ALT-4
|SPI5.SIN
|-
|Pin ALT-5
|SPI4.SIN
|-
|Pin ALT-6
|TMP4.CH2
|-
|Pin ALT-7
|SAI3.TX_DATA[0]
|-
| rowspan="8" |J1.70
| rowspan="8" |GPIO_IO26
| rowspan="8" |CPU.GPIO_IO26
| rowspan="8" |V20
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO26
|-
|Pin ALT-1
|USDHC3.DATA2
|-
|Pin ALT-2
|PDM.BIT_STREAM[1]
|-
|Pin ALT-3
|LCDIF.D[22]
|-
|Pin ALT-4
|TMP3.CH3
|-
|Pin ALT-5
|DAP-TDI
|-
|Pin ALT-6
|SPI8.PCS1
|-
|Pin ALT-7
|SAI3.TX_SYNC
|-
| rowspan="8" |J1.72
| rowspan="8" |GPIO_IO20
| rowspan="8" |CPU.GPIO_IO20
| rowspan="8" |T20
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO20
|-
|Pin ALT-1
|SAI3.RX_DATA[0]
|-
|Pin ALT-2
|PDM.BIT_STREAM[0]
|-
|Pin ALT-3
|LCDIF.D[16]
|-
|Pin ALT-4
|SPI5.SOUT
|-
|Pin ALT-5
|SPI4.SOUT
|-
|Pin ALT-6
|TMP3.CH1
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[20]
|-
| rowspan="8" |J1.74
| rowspan="8" |GPIO_IO22
| rowspan="8" |CPU.GPIO_IO22
| rowspan="8" |U18
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO22
|-
|Pin ALT-1
|USDHC3.CLK
|-
|Pin ALT-2
|SPDIF1.IN
|-
|Pin ALT-3
|LCDIF.D[18]
|-
|Pin ALT-4
|TMP5.CH1
|-
|Pin ALT-5
|TMP6.EXTCLK
|-
|Pin ALT-6
|I2C5.SDA
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[22]
|-
| rowspan="7" |J1.76
| rowspan="7" |GPIO_IO23
| rowspan="7" |CPU.GPIO_IO23
| rowspan="7" |U20
| rowspan="7" |NVCC_3V3
| rowspan="7" |IO
| rowspan="7" |
|Pin ALT-0
|GPIO2_IO23
|-
|Pin ALT-1
|USDHC3.CMD
|-
|Pin ALT-2
|SPDIF1.OUT
|-
|Pin ALT-3
|LCDIF.D[19]
|-
|Pin ALT-4
|TMP6.CH1
|-
|Pin ALT-6
|I2C5.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[23]
|-
| rowspan="8" |J1.78
| rowspan="8" |GPIO_IO05
| rowspan="8" |CPU.GPIO_IO05
| rowspan="8" |L18
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO05
|-
|Pin ALT-1
|TMP4.CH0
|-
|Pin ALT-2
|PDM.BIT_STREAM[0]
|-
|Pin ALT-3
|LCDIF.D[1]
|-
|Pin ALT-4
|SPI7.SIN
|-
|Pin ALT-5
|UART6.RX
|-
|Pin ALT-6
|I2C6.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[5]
|-
| rowspan="8" |J1.80
| rowspan="8" |GPIO_IO04
| rowspan="8" |CPU.GPIO_IO04
| rowspan="8" |L17
| rowspan="8" |NVCC_3V3
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO04
|-
|Pin ALT-1
|TMP3.CH0
|-
|Pin ALT-2
|PDM.CLK
|-
|Pin ALT-3
|LCDIF.D[0]
|-
|Pin ALT-4
|SPI7.PCS0
|-
|Pin ALT-5
|UART6.TX
|-
|Pin ALT-6
|I2C6.SDA
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[4]
|-
|J1.82
|DGND
|DGND
| -
| -
|G
|
|
|
|-
| rowspan="1" |J1.84
| rowspan="1" |TAMPER0
| rowspan="1" |CPU.TAMPER0
| rowspan="1" |B16
| rowspan="1" |NVCC_3V3
| rowspan="1" |IO
| rowspan="1" |
|Pin ALT-0
|BBSMMIX.TAMPER0
|-
| rowspan="1" |J1.86
| rowspan="1" |TAMPER1
| rowspan="1" |CPU.TAMPER1
| rowspan="1" |F14
| rowspan="1" |NVCC_3V3
| rowspan="1" |IO
| rowspan="1" |
|Pin ALT-0
|BBSMMIX.TAMPER1
 
|}
8,226
edits