Open main menu

DAVE Developer's Wiki β

Changes

AURA SOM/AURA Hardware/Pinout Table

4,617 bytes added, 08:05, 16 May 2023
Pinout Table ODD pins declaration
|
|-
| rowspan="8" |J1.89
| rowspan="8" |GPIO_IO14
| rowspan="8" |CPU.GPIO_IO14
| rowspan="8" |P20
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO14
|-
|Pin ALT-1
|UART3.TX
|-
|Pin ALT-2
|ISI.D[6]
|-
|Pin ALT-3
|LCDIF.D[10]
|-
|Pin ALT-4
|SPI8.SOUT
|-
|Pin ALT-5
|UART8.CTS_B
|-
|Pin ALT-6
|UART4.TX
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[14]
|-
| rowspan="8" |J1.91
| rowspan="8" |GPIO_IO15
| rowspan="8" |CPU.GPIO_IO15
| rowspan="8" |P21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO15
|-
|Pin ALT-1
|UART3.RX
|-
|Pin ALT-2
|ISI.D[7]
|-
|Pin ALT-3
|LCDIF.D[11]
|-
|Pin ALT-4
|SPI8.SCK
|-
|Pin ALT-5
|UART8.RTS_B
|-
|Pin ALT-6
|UART4.RX
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[15]
|-
| rowspan="5" |J1.93
| rowspan="5" |UART2_TXD
| rowspan="5" |CPU.UART2_TXD//BOOT1
| rowspan="5" |F21
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|UART2_TX
|-
|Pin ALT-1
|UART1.RTS_B
|-
|Pin ALT-2
|SPI2.SCK
|-
|Pin ALT-3
|TMP1.CH3
|-
|Pin ALT-5
|GPIO1_IO07//BOOT_MODE[1]
|-
| rowspan="6" |J1.95
| rowspan="6" |UART2_RXD
| rowspan="6" |CPU.UART2_RXD
| rowspan="6" |F20
| rowspan="6" |NVCC_GPIO
| rowspan="6" |IO
| rowspan="6" |
|Pin ALT-0
|UART2_RX
|-
|Pin ALT-1
|UART1.CTS_B
|-
|Pin ALT-2
|SPI2.SOUT
|-
|Pin ALT-3
|TMP1.CH2
|-
|Pin ALT-4
|SAI1.MCLK
|-
|Pin ALT-5
|GPIO1_IO06
|-
| rowspan="5" |J1.97
| rowspan="5" |SD2_VSELECT
| rowspan="5" |CPU.SD2_VSELECT
| rowspan="5" |V18
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|USDHC2.VSELECT
|-
|Pin ALT-1
|USHDC2.WP
|-
|Pin ALT-2
|LPTMR2.ALT3
|-
|Pin ALT-4
|FLEXIO1.FLEXIO[19]
|-
|Pin ALT-5
|GPIO3_IO19
|-
| rowspan="4" |J1.99
| rowspan="4" |SD2_RESET_B
| rowspan="4" |CPU.SD2_RESET_B
| rowspan="4" |AA17
| rowspan="4" |NVCC_GPIO
| rowspan="4" |IO
| rowspan="4" |
|Pin ALT-0
|USDHC2.RESET_B
|-
|Pin ALT-1
|LPTMR2.ALT2
|-
|Pin ALT-4
|FLEXIO1.FLEXIO[7]
|-
|Pin ALT-5
|GPIO3_IO07
|-
| rowspan="5" |J1.101
| rowspan="5" |I2C1_SCL
| rowspan="5" |CPU.I2C1_SCL
| rowspan="5" |C20
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|I2C1.SCL
|-
|Pin ALT-1
|I3C1.SCL
|-
|Pin ALT-2
|UART1.DCB_B
|-
|Pin ALT-3
|TMP2.CH0
|-
|Pin ALT-5
|GPIO1_IO00
|-
| rowspan="5" |J1.103
| rowspan="5" |I2C1_SDA
| rowspan="5" |CPU.I2C1_SDA
| rowspan="5" |C21
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|I2C1.SDA
|-
|Pin ALT-1
|I3C1.SDA
|-
|Pin ALT-2
|UART1.RIN_B
|-
|Pin ALT-3
|TMP2.CH1
|-
|Pin ALT-5
|GPIO1_IO01
|-
| rowspan="6" |J1.105
| rowspan="6" |SAI1_TXD0
| rowspan="6" |CPU.SAI1_TXD0//BOOT3
| rowspan="6" |H21
| rowspan="6" |NVCC_GPIO
| rowspan="6" |IO
| rowspan="6" |
|Pin ALT-0
|SAI1.TX_DATA[0]
|-
|Pin ALT-1
|UART2.RTS_B
|-
|Pin ALT-2
|SPI1.SCK
|-
|Pin ALT-3
|UART1.DTR_B
|-
|Pin ALT-4
|CAN1.TX
|-
|Pin ALT-5
|GPIO1_IO13//BOOT_MODE[3]
|-
| rowspan="6" |J1.107
| rowspan="6" |SAI1_TXC
| rowspan="6" |CPU.SAI1_TXC
| rowspan="6" |G20
| rowspan="6" |NVCC_GPIO
| rowspan="6" |IO
| rowspan="6" |
|Pin ALT-0
|SAI1.TX_BCLK
|-
|Pin ALT-1
|UART2.CTS_B
|-
|Pin ALT-2
|SPI1.SIN
|-
|Pin ALT-3
|UART1.DSR_B
|-
|Pin ALT-4
|CAN1.RX
|-
|Pin ALT-5
|GPIO1_IO12
|-
|J1.109
|DGND
|DGND
| -
| -
|G
|
|
|
|-|rowspan="1" |J1.111| rowspan="1" |ADC_IN0| rowspan="1" |CPU.ADC_IN0| rowspan="1" |B19| rowspan="1" |NVCC_GPIO| rowspan="1" |IO| rowspan="1" ||Pin ALT-0|ANAMIX.ADC_IN0|-| rowspan="1" |J1.113| rowspan="1" |ADC_IN1| rowspan="1" |CPU.ADC_IN1| rowspan="1" |A20| rowspan="1" |NVCC_GPIO| rowspan="1" |IO| rowspan="1" ||Pin ALT-0|ANAMIX.ADC_IN1|-| rowspan="1" |J1.115| rowspan="1" |ADC_IN2| rowspan="1" |CPU.ADC_IN2| rowspan="1" |B20| rowspan="1" |NVCC_GPIO| rowspan="1" |IO| rowspan="1" ||Pin ALT-0|ANAMIX.ADC_IN2|-| rowspan="1" |J1.117| rowspan="1" |ADC_IN3| rowspan="1" |CPU.ADC_IN3| rowspan="1" |B21| rowspan="1" |NVCC_GPIO| rowspan="1" |IO| rowspan="1" ||Pin ALT-0|ANAMIX.ADC_IN3|-|J1.119|PMIC_SCLH|PMIC.SCLH|25| -
|
|
|
|-
|J1.121
|PMIC_SDAH
|PMIC.SDAH
|24
| -
|
|
|
|
|-|J1.123|PMIC_SCLL|PMIC.SCLL|27| -
|
|
|
|-
|J1.125
|PMIC_SDAL
|PMIC.SDAL
|26
| -
|
|
|
|
|
|
|
|
|
|-
|rowspan="5" |J1.127| rowspan="5" |I2C2_SDA| rowspan="5" |CPU.I2C2_SDA<br>PMIC.SDA| rowspan="5" |D21<br>42| rowspan="5" |NVCC_GPIO| rowspan="5" |IO| rowspan="5" ||Pin ALT-0|I2C2.SDA|-|Pin ALT-3|UART2.RIN_B|-|Pin ALT-4|TMP2.CH3|-|Pin ALT-5|SAI1.RX_BCLK|-|Pin ALT-5|GPIO1_IO03|-| rowspan="7" |J1.129| rowspan="7" |I2C2_SCL| rowspan="7" |CPU.I2C2_SCL<br>PMIC.SCL| rowspan="7" |D20<br>41| rowspan="7" |NVCC_GPIO| rowspan="7" |IO| rowspan="7" ||Pin ALT-0|I2C2.SCL|-|Pin ALT-1|I3C1.PUR|-|Pin ALT-3|UART2.DCB_B|-|Pin ALT-4|TMP2.CH2|-|Pin ALT-5|SAI1.RX_SYNC|-|Pin ALT-5|GPIO1_IO02|-|Pin ALT-6|I3C1.PUR_B
|-
|J1.131
8,286
edits