Bureaucrats, dave_user, Administrators
8,226
edits
Changes
→Pinout Table ODD pins declaration
<section begin="History" />
{| style="border-collapse:collapse; "
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
|-
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|ID#!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|{{oldid|17891|17891}}|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|15/05/2023|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Preliminary version
|-
|}
<section end="History" /><section begin="Body" />
==Connectors and Pinout Table==
Each row in the pinout tables contains the following information:
{|class="wikitable" style="width:50%;"
|-
|'''Pin'''
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
! colspan="2" latexfontsize="scriptsize"| Alternative Functions
|-
|J1.1
|-
|Pin ALT-1
|TMP5_CH0TMP5.CH0
|-
|Pin ALT-2
|Pin ALT-7
|FLEXIO1.FLEXIO[6]
|-
| rowspan="8" |J1.45
| rowspan="8" |GPIO_IO18
| rowspan="8" |CPU.GPIO_IO18
| rowspan="8" |R18
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO18
|-
|Pin ALT-1
|SAI3.RX_BCLK
|-
|Pin ALT-2
|ISI.D[9]
|-
|Pin ALT-3
|LCDIF.D[14]
|-
|Pin ALT-4
|SPI5.PCS0
|-
|Pin ALT-5
|SPI4.PCS0
|-
|Pin ALT-6
|TMP5.CH2
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[18]
|-
| rowspan="8" |J1.47
| rowspan="8" |GPIO_IO09
| rowspan="8" |CPU.GPIO_IO09
| rowspan="8" |M21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO09
|-
|Pin ALT-1
|SPI3.SIN
|-
|Pin ALT-2
|ISI.D[3]
|-
|Pin ALT-3
|LCDIF.D[5]
|-
|Pin ALT-4
|TMP3.EXTCLK
|-
|Pin ALT-5
|UART7.RX
|-
|Pin ALT-6
|I2C7.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[9]
|-
| rowspan="8" |J1.49
| rowspan="8" |GPIO_IO08
| rowspan="8" |CPU.GPIO_IO08
| rowspan="8" |M20
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO08
|-
|Pin ALT-1
|SPI3.SPCS0
|-
|Pin ALT-2
|ISI.D[2]
|-
|Pin ALT-3
|LCDIF.D[4]
|-
|Pin ALT-4
|TMP6.CH0
|-
|Pin ALT-5
|UART7.TX
|-
|Pin ALT-6
|I2C7.SDA
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[8]
|}