Open main menu

DAVE Developer's Wiki β

Changes

AURA SOM/AURA Hardware/Pinout Table

3,488 bytes added, 20:26, 15 May 2023
Pinout Table ODD pins declaration
|Pin ALT-5
|GPIO3_IO00
|-
| rowspan="8" |J1.179
| rowspan="8" |GPIO_IO00
| rowspan="8" |CPU.GPIO_IO00
| rowspan="8" |J21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO00
|-
|Pin ALT-1
|I2C3.SDA
|-
|Pin ALT-2
|ISI.PCLK
|-
|Pin ALT-3
|LCDIF.PCLK
|-
|Pin ALT-4
|SPI6.PCS0
|-
|Pin ALT-5
|UART5.TX
|-
|Pin ALT-6
|I2C5.SDA
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[0]
|-
| rowspan="8" |J1.181
| rowspan="8" |GPIO_IO03
| rowspan="8" |CPU.GPIO_IO03
| rowspan="8" |K21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO03
|-
|Pin ALT-1
|I2C4.SCL
|-
|Pin ALT-2
|ISI.LINE_VALID
|-
|Pin ALT-3
|LCDIF.HSYNC
|-
|Pin ALT-4
|SPI6.SCK
|-
|Pin ALT-5
|UART5.RTS_B
|-
|Pin ALT-6
|I2C6.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[3]
|-
| rowspan="8" |J1.183
| rowspan="8" |GPIO_IO01
| rowspan="8" |CPU.GPIO_IO01
| rowspan="8" |K21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO01
|-
|Pin ALT-1
|I2C3.SCL
|-
|Pin ALT-2
|ISI.D[0]
|-
|Pin ALT-3
|LCDIF.DE
|-
|Pin ALT-4
|SPI6.SIN
|-
|Pin ALT-5
|UART5.RX
|-
|Pin ALT-6
|I2C5.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[1]
|-
|J1.185
| -
| -
| -
| -
|
|
|
|
|-
| rowspan="5" |J1.187
| rowspan="5" |UART1_TXD
| rowspan="5" |CPU.UART1_TXD//BOOT_MODE0
| rowspan="5" |E21
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|UART1_TX
|-
|Pin ALT-1
|SECO.TX
|-
|Pin ALT-2
|SPI2.PCS0
|-
|Pin ALT-3
|TPM1.CH1
|-
|Pin ALT-5
|GPIO1_IO05
|-
| rowspan="5" |J1.189
| rowspan="5" |UART1_RXD
| rowspan="5" |CPU.UART1_RXD
| rowspan="5" |E20
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|UART1_RX
|-
|Pin ALT-1
|SECO.RX
|-
|Pin ALT-2
|SPI2.SIN
|-
|Pin ALT-3
|TPM1.CH0
|-
|Pin ALT-5
|GPIO1_IO04
|-
| rowspan="8" |J1.191
| rowspan="8" |GPIO_IO12
| rowspan="8" |CPU.GPIO_IO12
| rowspan="8" |N20
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO12
|-
|Pin ALT-1
|TPM3.CH2
|-
|Pin ALT-2
|PDM.BIT_STREAM[2]
|-
|Pin ALT-3
|LCDIF.D[8]
|-
|Pin ALT-4
|SPI8.PCS0
|-
|Pin ALT-5
|UART8.TX
|-
|Pin ALT-6
|I2C8.SDA
|-
|Pin ALT-7
|SAI3.RX_SYNC
|-
| rowspan="8" |J1.193
| rowspan="8" |GPIO_IO13
| rowspan="8" |CPU.GPIO_IO13
| rowspan="8" |N21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO13
|-
|Pin ALT-1
|TPM4.CH2
|-
|Pin ALT-2
|PDM.BIT_STREAM[3]
|-
|Pin ALT-3
|LCDIF.D[9]
|-
|Pin ALT-4
|SPI8.SIN
|-
|Pin ALT-5
|UART8.RX
|-
|Pin ALT-6
|I2C8.SCL
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[13]
|-
| rowspan="8" |J1.195
| rowspan="8" |GPIO_IO02
| rowspan="8" |CPU.GPIO_IO02
| rowspan="8" |K21
| rowspan="8" |NVCC_GPIO
| rowspan="8" |IO
| rowspan="8" |
|Pin ALT-0
|GPIO2_IO13
|-
|Pin ALT-1
|I2C4.SDA
|-
|Pin ALT-2
|ISI.FRAME_VALID
|-
|Pin ALT-3
|LCDIF.VSYNC
|-
|Pin ALT-4
|SPI6.SOUT
|-
|Pin ALT-5
|UART5.CTS_B
|-
|Pin ALT-6
|I2C6.SDA
|-
|Pin ALT-7
|FLEXIO1.FLEXIO[2]
|-
|J1.197
| -
| -
| -
| -
|
|
|
|
|-
| rowspan="7" |J1.199
| rowspan="7" |PDM_BIT_STREAM0
| rowspan="7" |CPU.PDM_BIT_STREAM0
| rowspan="7" |J17
| rowspan="7" |NVCC_GPIO
| rowspan="7" |IO
| rowspan="7" |
|Pin ALT-0
|PDM_BIT_STREAM0
|-
|Pin ALT-1
|MQS1.RIGHT
|-
|Pin ALT-2
|SPI1.PCS1
|-
|Pin ALT-3
|TPM1.EXTCLK
|-
|Pin ALT-4
|LPTMR1.ALT2
|-
|Pin ALT-5
|GPIO1.IO09
|-
|Pin ALT-6
|CAN1.RX
|-
| rowspan="5" |J1.201
| rowspan="5" |PDM_CLK
| rowspan="5" |CPU.PDM_CLK
| rowspan="5" |G17
| rowspan="5" |NVCC_GPIO
| rowspan="5" |IO
| rowspan="5" |
|Pin ALT-0
|PDM_CLK
|-
|Pin ALT-1
|MQS1.LEFT
|-
|Pin ALT-4
|LPTMR1.ALT1
|-
|Pin ALT-5
|GPIO1.IO08
|-
|Pin ALT-6
|CAN1.TX
|-
|J1.203
|DGND
|DGND
| -
| -
|G
|
|
|
|}
8,286
edits