Bureaucrats, dave_user, Administrators
8,286
edits
Changes
no edit summary
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Oct 2020/10/27
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
|-
|}
<section end=History/>
__FORCETOC__
<section begin=Body/>
==Peripheral PCI Express ==
PCI Express (Peripheral Component Interconnect Express''')''' is a high-speed serial computer expansion bus standard, designed to replace the older PCI, PCI-X and AGP bus standards.
The two PCI Express interface on MITO 8M SOM:
* PCIe1 is avaiable on SODIMM connector pinout
* PCIe2 is avaiable on ONE PIECE expansion connector J5
=== Description ===
The PCI Express interfaces available on MITO 8M is based on iMX8M SoC.
The PCI Express interfaces supports the following standards and features:* two PCIe PHY ports (1-lines each upports )* up to 6.0 Gbps data rate and * complies to PCI Express base specification 2.1.* 8B/10B Encoding / Decoding* Supports Spread Spectrum Clocking in Transmitter and Receiver
===Pin mapping===