Open main menu

DAVE Developer's Wiki β

Changes

MITO 8M SOM/MITO 8M Hardware/Pinout Table

9,353 bytes added, 17:49, 28 December 2023
no edit summary
<section begin="History" />
{| style="border-collapse:collapse; "
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0{{oldid| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" 10368|Sep 2020/09/29}}
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2021/02/02
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Add pull-up/down information
|-
|}
<section end="History" /><section begin="Body" />==Connectors and Pinout Table=====Introduction=description==
This chapter contains the pinout === Connectors description of ===In the following table are described all available connectors integrated on MITO 8M module, grouped in two tables (odd SOM:{| class="wikitable"|-!Connector name!Connector Type!Notes!Carrier board counterpart|-|J1|SODIMM edge connector 204 pin|partially compatible with [[AXEL Lite SOM]]|TE Connectivity 2-2013289-1|-|J4|ONE PIECE connector single row 25pins||SAMTEC FSI-125-03-G-S-AD-TR|-|J5|ONE PIECE connector single row 25pins||SAMTEC FSI-125-03-G-S-AD-TR|}The dedicated carrier board must mount the mating connector and even pins) that report connect the pin mapping of desired peripheral interfaces according to MITO 8M pinout specifications. See the 204images below for reference: [[File:MITO 8M-pin SOconn-DIMM TOP.png|500px|thumb|MITO 8M connectorTOP view|none]][[File:MITO 8M-conn-BOTTOM.png|500px|thumb|MITO 8M BOTTOM view|none]]
Below a detailed description of the pinout, grouped in the following tables:
* two tables (ODD and EVEN pins) that report the pin mapping of the 204-pin SO-DIMM edge
* a dedicated tables for J4 one-piece connector
* a dedicated tables for J5 one-piece connector
 
=== Pinout Table description ===
Each row in the pinout tables contains the following information:
 {| class="wikitable" style="width:50%;"
|-
|'''Pin'''
|-
|'''Pin Name'''
| Pin (signal) name on the AxelLite MITO 8M connectors
|-
|'''Internal<br>connections'''
| Connections to the Axel Ultra components
* CPU.<x> : pin connected to CPU pad named <x>
* PMIC.<x> : pin connected to the Power Manager IC(NXP PF4210)* LAN.<x> : pin connected to the LAN PHY(MICROCHIP KSZ9031RNX)* BRIDGE.<x> : pin connected to the MIPI-to-LVDS bridge* SV.<x>: pin connected to voltage supervisor(TI SN65DSI84)
|-
|'''Ball/pin #'''
|}
===Pinout Table SODIMM J1 ODD pins declaration ===
{| class="wikitable"
! latexfontsize="scriptsize" | Pin
! latexfontsize="scriptsize" | Pin Name
! latexfontsize="scriptsize" | Internal Connections
! latexfontsize="scriptsize" | Ball/pin #
! latexfontsize="scriptsize" |<nowiki> Voltage|domain</nowiki>
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
|J1.3
|S
|
| colspan="2" |
|-
|J1.5
|S
|
| colspan="2" |
|-
|J1.7
|S
|
| colspan="2" |
|-
|J1.9
|S
|
| colspan="2" |
|-
|J1.11
|G
|
| colspan="2" |
|-
|J1.13
|NVCC_1V8
|I/O
|must Must be level translated if used @ 3V3Internally pulled-up to 1.8V during bootstrap| colspan="2" |
|-
|J1.15
|NVCC_1V8
|I/O
|must Must be level translated if used @ 3V3Internally pulled-up to 1.8V during bootstrap| colspan="2" |
|-
|J1.17
|G
|
| colspan="2" |
|-
|J1.19
|D
|
| colspan="2" |
|-
|J1.21
|D
|
| colspan="2" |
|-
|J1.23
|D
|
| colspan="2" |
|-
|J1.25
|D
|
| colspan="2" |
|-
|J1.27
|D
|
| colspan="2" |
|-
|J1.29
|D
|
| colspan="2" |
|-
|J1.31
|D
|
| colspan="2" |
|-
|J1.33
|D
|
| colspan="2" |
|-
|J1.35
|G
|
| colspan="2" |
|-
| rowspan="4" |J1.37
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |Internally used for ETH PHY reset, do not connect
|ALT0
|GPIO1_IO01
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |Internally used, do not connect
|ALT0
|GPIO1_IO13
|
|
| colspan="2" |
|-
| rowspan="3" |J1.47
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
| rowspan="3" |J1.59
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |Internally used for MIPI-to-LVDS interrupt, do not connectPulled-up to NVCC_3V3
|ALT0
|GPIO1_IO05
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |Internally used for MIPI-to-LVDS enable, do not connect
|ALT0
|GPIO1_IO06
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
| rowspan="2" |J1.75
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
| rowspan="3" |J1.89
|I/O
|
| colspan="2" |
|-
|J1.103
|I/O
|
| colspan="2" |
|-
|J1.105
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.107
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.109
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
|J1.111
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.113
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.115
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.117
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.119
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.121
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.123
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.125
|D
|connected with capacitor in series
| colspan="2" |
|-
|J1.127
|I/O
|
| colspan="2" |
|-
|J1.129
|I/O
|
| colspan="2" |
|-
|J1.131
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
|J1.133
|D
|
| colspan="2" |
|-
|J1.135
|D
|
| colspan="2" |
|-
|J1.137
|D
|
| colspan="2" |
|-
|J1.139
|D
|
| colspan="2" |
|-
|J1.141
|D
|
| colspan="2" |
|-
|J1.143
|D
|
| colspan="2" |
|-
|J1.145
|D
|
| colspan="2" |
|-
|J1.147
|D
|
| colspan="2" |
|-
|J1.149
|D
|
| colspan="2" |
|-
|J1.151
|D
|
| colspan="2" |
|-
|J1.153
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
|J1.155
|D
|
| colspan="2" |
|-
|J1.157
|D
|
| colspan="2" |
|-
|J1.159
|D
|
| colspan="2" |
|-
|J1.161
|D
|
| colspan="2" |
|-
|J1.163
|D
|
| colspan="2" |
|-
|J1.165
|D
|
| colspan="2" |
|-
|J1.167
|D
|
| colspan="2" |
|-
|J1.169
|D
|
| colspan="2" |
|-
|J1.171
|D
|
| colspan="2" |
|-
|J1.173
|D
|
| colspan="2" |
|-
|J1.175
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
| rowspan="2" |J1.177
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="63" |used as default Linux console
|ALT0
|UART2_TX
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |used as default Linux console
|ALT0
|UART2_RXD
|DGND
| -
|<nowiki>-</nowiki>
|G
|
| colspan="2" |
|-
|}
===Pinout Table SODIMM J1 EVEN pins declaration ===
{| class="wikitable"
! latexfontsize="scriptsize" | Internal Connections
! latexfontsize="scriptsize" | Ball/pin #
! latexfontsize="scriptsize" |<nowiki> Voltage|domain</nowiki>
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
|G
|
| colspan="2" |
|-
|J1.4
|S
|
| colspan="2" |
|-
|J1.6
|S
|
| colspan="2" |
|-
|J1.8
|S
|
| colspan="2" |
|-
|J1.10
|S
|
| colspan="2" |
|-
|J1.12
|G
|
| colspan="2" |
|-
|J1.14
|S
|
| colspan="2" |
|-
|J1.16
|I
|internal pull-up 100k to NVCC_SNVS
| colspan="2" |
|-
|J1.18
|O
|
| colspan="2" |
|-
|J1.20
|I
|internal pull-up to NVCC_3V3
| colspan="2" |
|-
|J1.22
|I/O
|internal pull-up 100k to NVCC_SNVS
| colspan="2" |
|-
|J1.24
|I
|internal pull-up to NVCC_SNVS
| colspan="2" |
|-
| rowspan="4" |J1.26
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |Internally used for SW reset, do not connect
|ALT0
|GPIO1_IO02
|G
|
| colspan="2" |
|-
| rowspan="4" |J1.32
|-
| rowspan="2" |J1.54
| rowspan="2" |SD1_STROBEGPIO1_IO10| rowspan="2" |CPU.SD1_STROBEGPIO1_IO10| rowspan="2" |T24M7| rowspan="2" |NVCC_1V8(NVCC_3V3 on request)
| rowspan="2" |I/O
| rowspan="2" |internally Internally used for eMMC(available on NAND storage SOM) ???ETH PHY interrupt, do not connect
|ALT0
|USDHC1_STROBE GPIO1_IO10
|-
|ALT5ALT1|GPIO2_IO11USB1_OTG_ID
|-
|J1.56
|G
|
| colspan="2" |
|-
| rowspan="4" |J1.58
|G
|
| colspan="2" |
|-
|J1.84
|VDDA_1V8
|D
|Internally used for PCIe CLK, do not connect
|
|
| colspan="2" |
|-
|J1.86
|VDDA_1V8
|D
|Internally used for PCIe CLK, do not connect
|
|
| colspan="2" |
|-
|J1.88
|D
|
| colspan="2" |
|-
|J1.90
|D
|
| colspan="2" |
|-
|J1.92
|D
|
| colspan="2" |
|-
|J1.94
|D
|
| colspan="2" |
|-
|J1.96
|D
|
| colspan="2" |
|-
|J1.98
|D
|
| colspan="2" |
|-
|J1.100
|G
|
| colspan="2" |
|-
|J1.102
|D
|
| colspan="2" |
|-
|J1.104
|D
|
| colspan="2" |
|-
|J1.106
|D
|
| colspan="2" |
|-
|J1.108
|D
|
| colspan="2" |
|-
|J1.110
|D
|
| colspan="2" |
|-
|J1.112
|D
|
| colspan="2" |
|-
|J1.114
|D
|
| colspan="2" |
|-
|J1.116
|D
|
| colspan="2" |
|-
|J1.118
|D
|
| colspan="2" |
|-
|J1.120
|D
|
| colspan="2" |
|-
|J1.122
|G
|
| colspan="2" ||-|J1.124(NAND on board)|NAND_DQS|CPU.NAND_DQS|M20|NVCC_3V3|I/O|Internally used for NAND, do not connect||
|-
| rowspan="3" |J1.124
(eMMC on board)
| rowspan="3" |NAND_DQS
| rowspan="3" |CPU.NAND_DQS
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |internally used for NAND
|ALT0
|RAWNAND_DQS
|ALT5
|GPIO3_IO14
|-
|J1.126
(NAND on board)
|NAND_ALE
|CPU.NAND_ALE
|G19
|NVCC_3V3
|I/O
|Internally used for NAND, do not connect
|
|
|-
| rowspan="3" |J1.126
(eMMC on board)
| rowspan="3" |NAND_ALE
| rowspan="3" |CPU.NAND_ALE
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |internally used for NAND
|ALT0
|RAWNAND_ALE
|-
|ALT1
|QSPI_A_SCLK
|-
|ALT5
|GPIO3_IO00
|-
| rowspan="2" |J1.128(NAND on board)| rowspan="2" |NAND_CE0_B // SD1_CLK|CPU.NAND_CE0_B // rowspan="2" |CPU.SD1_CLK|H19 // rowspan="2" |L25|rowspan="2" |NVCC_3V3(NVCC_1V8 // NVCC_3V3 ???on request)| rowspan="2" |I/O|???rowspan="2" ||ALT0|USDHC1_CLK
|-
|ALT5|GPIO2_IO00|-|rowspan="3" |J1.128(eMMC on board)| rowspan="3" |NAND_CE0_B| rowspan="3" |CPU.NAND_CE0_B|rowspan="3" |H19|rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_CE0_B
|-
|J1.130|NAND_CE1_B // SD1_CMD|CPU.NAND_CE1_B // CPU.SD1_CMD|G21 // L24|NVCC_1V8 // NVCC_3V3 ???|I/O|???|ALT1|QSPI_A_SS0_B
|-
|J1.132|NAND_CE2_B // SD1_RST_B|CPU.NAND_CE2_B // CPU.SD1_RST_B|F21 // R24|NVCC_1V8 // NVCC_3V3 ???|I/O|???|ALT5|GPIO3_IO01
|-
| rowspan="2" |J1.134130(NAND on board)| rowspan="2" |NAND_CE3_B // SD1_STROBESD1_CMD| rowspan="2" |CPU.NAND_CE3_B // CPU.SD1_STROBESD1_CMD|H20 // T24rowspan="2" |L24|rowspan="2" |NVCC_3V3(NVCC_1V8 // NVCC_3V3 ???on request)| rowspan="2" |I/O|???rowspan="2" ||ALT0|USDHC1_CMD
|-
|J1.136|NAND_CLE|DGND|H21|NVCC_3V3|I/O||ALT5|GPIO2_IO01
|-
| rowspan="3" |J1.138130(eMMC on board)|NAND_DATA00 // SD1_DATA0rowspan="3" |NAND_CE1_B| rowspan="3" |CPU.NAND_DATA00 // CPU.SD1_DATA0NAND_CE1_B|G20 // M25rowspan="3" |G21|NVCC_1V8 // rowspan="3" |NVCC_3V3 ???| rowspan="3" |I/O|???rowspan="3" ||ALT0|RAWNAND_CE1_B
|-
|J1.140|NAND_DATA01 // SD1_DATA1|CPU.NAND_DATA01 // CPU.SD1_DATA1|J20 // M24|NVCC_1V8 // NVCC_3V3 ???|I/O|???|ALT1|QSPI_A_SS1_B
|-
|J1.142|NAND_DATA02 // SD1_DATA2|CPU.NAND_DATA02 // CPU.SD1_DATA2|H22 // N25|NVCC_1V8 // NVCC_3V3 ???|I/O|???|ALT5|GPIO3_IO02
|-
| rowspan="2" |J1.144132(NAND on board)| rowspan="2" |NAND_DATA03 // SD1_DATA3SD1_RST_B| rowspan="2" |CPU.NAND_DATA03 // CPU.SD1_DATA3SD1_RST_B|J21 // P25rowspan="2" |R24|rowspan="2" |NVCC_3V3(NVCC_1V8 // NVCC_3V3 ???on request)| rowspan="2" |I/O|???rowspan="2" ||ALT0|USDHC1_RESET_B
|-
|J1.146|DGND|DGND| -|<nowiki>-</nowiki>|G||ALT5|GPIO2_IO10
|-
|J1.148|NAND_DATA04 // SD1_DATA4|CPU.NAND_DATA04 // CPU.SD1_DATA4|L20 // N24|NVCC_1V8 // NVCC_3V3 ???|I/O|???|||-|J1.150|NAND_DATA05 // SD1_DATA5|CPU.NAND_DATA05 // CPU.SD1_DATA5|J22 // P24|NVCC_1V8 // NVCC_3V3 ???|I/O|???|||-|J1.152|NAND_DATA06 // SD1_DATA6|CPU.NAND_DATA06 // CPU.SD1_DATA6|L19 // R25|NVCC_1V8 // NVCC_3V3 ???|I/O|???|||-|J1.154|NAND_DATA07 // SD1_DATA7|CPU.NAND_DATA07 // CPU.SD1_DATA7|M19 // T25|NVCC_1V8 // NVCC_3V3 ???|I/O|???|||-| rowspan="3" |J1.156132(eMMC on board)| rowspan="3" |NAND_RE_BNAND_CE2_B| rowspan="3" |CPU.NAND_RE_BNAND_CE2_B| rowspan="3" |K19F21
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_RE_BRAWNAND_CE2_B
|-
|ALT1
|QSPI_B_DQSQSPI_B_SS0_B
|-
|ALT5
|GPIO3_IO15GPIO3_IO03
|-
| rowspan="2" |J1.158134(NAND on board)| rowspan="2" |NAND_READY_BSD1_STROBE| rowspan="2" |CPU.NAND_READY_BSD1_STROBE| rowspan="2" |K20T24
| rowspan="2" |NVCC_3V3
(NVCC_1V8 on request)
| rowspan="2" |I/O
| rowspan="2" |
|ALT0
|RAWNAND_READY_BUSDHC1_STROBE
|-
|ALT5
|GPIO3_IO16GPIO2_IO11
|-
| rowspan="23" |J1.160134(eMMC on board)| rowspan="3" |NAND_CE3_B| rowspan="3" |CPU.NAND_CE3_B| rowspan="3" |H20| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_CE3_B|-|ALT1|QSPI_B_SS1_B|-|ALT5|GPIO3_IO034|-|J1.136(NAND on board)|NAND_CLE|CPU.NAND_CLE|H21|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="3" |J1.136(eMMC on board)| rowspan="23" |NAND_WE_BNAND_CLE| rowspan="23" |CPU.NAND_WE_BNAND_CLE| rowspan="23" |K22H21| rowspan="23" |NVCC_3V3| rowspan="23" |I/O| rowspan="23" |
|ALT0
|RAWNAND_WE_BRAWNAND_CLE|-|ALT1|QSPI_B_SCLK
|-
|ALT5
|GPIO3_IO17GPIO3_IO05
|-
| rowspan="2" |J1.162138(NAND on board)| rowspan="2" |NAND_WP_BSD1_DATA0| rowspan="2" |CPU.NAND_WP_BSD1_DATA0| rowspan="2" |K21M25
| rowspan="2" |NVCC_3V3
(NVCC_1V8 on request)
| rowspan="2" |I/O
| rowspan="2" |
|ALT0
|RAWNAND_WP_BUSDHC1_DATA0
|-
|ALT5
|GPIO3_IO18GPIO2_IO02
|-
| rowspan="3" |J1.164138(eMMC on board)|DGNDrowspan="3" |NAND_DATA00|DGNDrowspan="3" |CPU.NAND_DATA00| -rowspan="3" |G20|<nowiki>-</nowiki>rowspan="3" |NVCC_3V3|Growspan="3" |I/O| colspanrowspan="23" ||ALT0|RAWNAND_DATA00
|-
|J1.166ALT1|CLK1_N|CPU.CLK1_N|T23||D|| colspan="2" |QSPI_A_DATA0
|-
|J1.168ALT5|CLK1_P|CPU.CLK1_P|R23||D|| colspan="2" |GPIO3_IO06
|-
| rowspan="2" |J1.170140(NAND on board)| rowspan="2" |USB2_RXNSD1_DATA1| rowspan="2" |CPU.USB2_RX_NSD1_DATA1|B8rowspan="2" |M24|rowspan="2" |NVCC_3V3(NVCC_1V8 on request)|Drowspan="2" |I/O| colspanrowspan="2" ||ALT0|USDHC1_DATA1
|-
|J1.172ALT5|USB2_RXP|CPU.USB2_RX_P|A8||D|| colspan="2" |GPIO2_IO0
|-
| rowspan="3" |J1.174140(eMMC on board)|USB2_TXNrowspan="3" |NAND_DATA01| rowspan="3" |CPU.USB2_TX_NNAND_DATA01|B9rowspan="3" |J20|rowspan="3" |NVCC_3V3|Drowspan="3" |I/O| colspanrowspan="23" ||ALT0|RAWNAND_DATA01
|-
|J1.176ALT1|USB2_TXP|CPU.USB2_TX_P|A9||D|| colspan="2" |QSPI_A_DATA1
|-
|J1.178ALT5|USB1_RXN|CPU.USB1_RX_N|B12||D|| colspan="2" |GPIO3_IO07
|-
| rowspan="2" |J1.180142(NAND on board)|USB1_RXProwspan="2" |SD1_DATA2| rowspan="2" |CPU.USB1_RX_PSD1_DATA2| rowspan="2" |N25| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|A12USDHC1_DATA2|-|DALT5|GPIO2_IO04| colspan-| rowspan="3" |J1.142(eMMC on board)| rowspan="3" |NAND_DATA02| rowspan="3" |CPU.NAND_DATA02| rowspan="23" |H22| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA02
|-
|J1.182ALT1|USB1_TXN|CPU.USB1_TX_N|B13||D|| colspan="2" |QSPI_A_DATA2
|-
|J1.184ALT5|USB1_TXP|CPU.USB1_TX_P|A13||D|| colspan="2" |GPIO3_IO08
|-
| rowspan="2" |J1.186144(NAND on board)|USB1_VBUSrowspan="2" |SD1_DATA3| rowspan="2" |CPU.USB1_VBUSSD1_DATA3| rowspan="2" |P25| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||D14ALT0|USDHC1_DATA3| -|SALT5|GPIO2_IO05|-| colspanrowspan="23" |J1.144(eMMC on board)| rowspan="3" |NAND_DATA03| rowspan="3" |CPU.NAND_DATA03| rowspan="3" |J21| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA03|-|ALT1|QSPI_A_DATA3
|-
|J1.188ALT5|USB2_VBUS|CPU.USB2_VBUS|D9| -|S|| colspan="2" |GPIO3_IO09
|-
|J1.190146
|DGND
|DGND
|G
|
| colspan="2" |
|-
|J1.192
|USB1_ID
|CPU.USB1_ID
|C14
|VDD_PHY_3V3
|I
|
| colspan="2" |
|-
| rowspan="2" |J1.194148(NAND on board)|USB2_IDrowspan="2" |SD1_DATA4| rowspan="2" |CPU.USB2_IDSD1_DATA4|C9rowspan="2" |N24|VDD_PHY_3V3rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA4|-|ALT5|GPIO2_IO06|-| rowspan="3" |J1.148(eMMC on board)| rowspan="3" |NAND_DATA04| rowspan="3" |CPU.NAND_DATA04| rowspan="3" |L20| rowspan="3" |NVCC_3V3|rowspan="3" |I/O| colspanrowspan="23" ||ALT0|RAWNAND_DATA04
|-
|J1.196ALT1|USB1_DN|CPU.USB1_DN|B14| -|D|| colspan="2" |QSPI_B_DATA0
|-
|J1.198ALT5|USB1_DP|CPU.USB1_DP|A14| -|D|| colspan="2" |GPIO3_IO10
|-
| rowspan="2" |J1.200150(NAND on board)|USB2_DProwspan="2" |SD1_DATA5| rowspan="2" |CPU.USB2_DPSD1_DATA5| rowspan="2" |P24| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA5|-|ALT5|A10GPIO2_IO07| -|Drowspan="3" |J1.150(eMMC on board)| rowspan="3" |NAND_DATA05| rowspan="3" |CPU.NAND_DATA05| rowspan="3" |J22| rowspan="3" |NVCC_3V3|rowspan="3" |I/O| colspanrowspan="23" ||ALT0|RAWNAND_DATA05
|-
|J1.202ALT1|USB2_DN|CPU.USB2_DN|B10| -|D|| colspan="2" |QSPI_B_DATA1
|-
|J1.204ALT5|DGND|DGND| -|<nowiki>-</nowiki>|G|| colspan="2" |GPIO3_IO11
|-
|} ===Pinout Table J4 pins declaration ==={| classrowspan="wikitable2" |J1.152! latexfontsize(NAND on board)| rowspan="scriptsize2" | Pin SD1_DATA6! latexfontsize| rowspan="scriptsize2" | Pin NameCPU.SD1_DATA6! latexfontsize| rowspan="scriptsize2" | Internal Connections R25! latexfontsize| rowspan="scriptsize2" | Ball/pin # NVCC_3V3(NVCC_1V8 on request)! latexfontsize| rowspan="scriptsize2" |<nowiki> Voltage|domain<I/nowiki>O! latexfontsize| rowspan="scriptsize2" | Type ! latexfontsize="scriptsize" | NotesALT0! latexfontsize="scriptsize" | Alternative FunctionsUSDHC1_DATA6
|-
|J4.1|DGND|DGND| -|<nowiki>-</nowiki>|G|ALT5|GPIO2_IO08
|-
|J4rowspan="3" |J1.2152(eMMC on board)|SAI1_RXD7rowspan="3" |NAND_DATA06| rowspan="3" |CPU.SAI1_RXD7NAND_DATA06|G1rowspan="3" |L19| rowspan="3" |NVCC_3V3| rowspan="3" |I/O|internally used for BOOT configrowspan="3" ||ALT0|RAWNAND_DATA06
|-
|J4.3|SAI1_RXD6|CPU.SAI1_RXD6|G2|NVCC_3V3|I/O|internally used for BOOT configALT1|QSPI_B_DATA2
|-
|J4.4|SAI1_RXD5|CPU.SAI1_RXD5|F1|NVCC_3V3|I/O|internally used for BOOT configALT5|GPIO3_IO12
|-
|J4rowspan="2" |J1.5154(NAND on board)|SAI1_RXD4rowspan="2" |SD1_DATA7| rowspan="2" |CPU.SAI1_RXD4SD1_DATA7|J1rowspan="2" |T25| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O|internally used for BOOT configrowspan="2" ||ALT0|USDHC1_DATA7
|-
|J4.6|SAI1_RXD3|CPU.SAI1_RXD3|J2|NVCC_3V3|I/O|internally used for BOOT configALT5|GPIO2_IO09
|-
|J4rowspan="3" |J1.7154(eMMC on board)|SAI1_RXD2rowspan="3" |NAND_DATA07| rowspan="3" |CPU.SAI1_RXD2NAND_DATA07|H2rowspan="3" |M19| rowspan="3" |NVCC_3V3| rowspan="3" |I/O|internally used for BOOT configrowspan="3" ||ALT0|RAWNAND_DATA07
|-
|J4.8|SAI1_RXD1|CPU.SAI1_RXD1|L2|NVCC_3V3|I/O|internally used for BOOT configALT1|QSPI_B_DATA3
|-
|J4.9|SAI1_RXD0|CPU.SAI1_RXD0|K2|NVCC_3V3|I/O|internally used for BOOT configALT5|GPIO3_IO13
|-
|J4J1.10156(NAND on board)|SAI1_RXCNAND_RE_B|CPU.SAI1_RXCNAND_RE_B|K1K19
|NVCC_3V3
|I/O
|Internally used for NAND, do not connect
|
|
|-
|J4rowspan="3" |J1.11156(eMMC on board)|SAI1_RXFSrowspan="3" |NAND_RE_B| rowspan="3" |CPU.SAI1_RXFSNAND_RE_B|L1rowspan="3" |K19| rowspan="3" |NVCC_3V3| rowspan="3" |I/O|rowspan="3" ||ALT0|RAWNAND_RE_B
|-
|J4.12ALT1|DGND|DGNDQSPI_B_DQS| -|<nowiki>-</nowiki>|G|ALT5|GPIO3_IO15
|-
|J4J1.13158(NAND on board)|SAI1_MCLKNAND_READY_B|CPU.SAI1_MCLKNAND_READY_B|K20
|NVCC_3V3
|I/O
|Internally used for NAND, do not connect
|
|
|-
|J4rowspan="2" |J1.14158(eMMC on board)| rowspan="2" |NAND_READY_B|DGNDrowspan="2" |CPU.NAND_READY_B|DGNDrowspan="2" |K20| -rowspan="2" |NVCC_3V3|<nowiki>-<rowspan="2" |I/nowiki>O| rowspan="2" ||ALT0|GRAWNAND_READY_B|-|ALT5|GPIO3_IO16
|-
|J4J1.15160(NAND on board)|SAI1_TXFSNAND_WE_B|CPU.SAI1_TXFSNAND_WE_B|H4K22
|NVCC_3V3
|I/O
|Internally used for NAND, do not connect
|
|
|-
|J4rowspan="2" |J1.16160(eMMC on board)|SAI1_TXCrowspan="2" |NAND_WE_B| rowspan="2" |CPU.SAI1_TXCNAND_WE_B|J5rowspan="2" |K22| rowspan="2" |NVCC_3V3| rowspan="2" |I/O|rowspan="2" ||ALT0|RAWNAND_WE_B
|-
|J4.17|SAI1_TXD0|CPU.SAI1_TXD0|F2|NVCC_3V3|I/O|internally used for BOOT configALT5|GPIO3_IO17
|-
|J4J1.18162(NAND on board)|SAI1_TXD1NAND_WP_B|CPU.SAI1_TXD1NAND_WP_B|E2K21
|NVCC_3V3
|I/O
|internally Internally used for BOOT configNAND, do not connect
|
|-
|J4.19
|SAI1_TXD2
|CPU.SAI1_TXD2
|B2
|NVCC_3V3
|I/O
|internally used for BOOT config
|
|-
|J4rowspan="2" |J1.20162(eMMC on board)|SAI1_TXD3rowspan="2" |NAND_WP_B| rowspan="2" |CPU.SAI1_TXD3NAND_WP_B|D1rowspan="2" |K21| rowspan="2" |NVCC_3V3| rowspan="2" |I/O|internally used for BOOT configrowspan="2" ||ALT0|RAWNAND_WP_B
|-
|J4.21|SAI1_TXD4|CPU.SAI1_TXD4|D2|NVCC_3V3|I/O|internally used for BOOT configALT5|GPIO3_IO18
|-
|J4J1.22|SAI1_TXD5|CPU.SAI1_TXD5|C2|NVCC_3V3|I/O|internally used for BOOT config||-|J4.23|SAI1_TXD6|CPU.SAI1_TXD6|B3|NVCC_3V3|I/O|internally used for BOOT config||-|J4.24|SAI1_TXD7|CPU.SAI1_TXD7|C1|NVCC_3V3|I/O|internally used for BOOT config||-|J4.25164
|DGND
|DGND
|
|
|}===Pinout Table J5 pins declaration ==={| class="wikitable" ! latexfontsize="scriptsize" | Pin ! latexfontsize="scriptsize" | Pin Name! latexfontsize="scriptsize" | Internal Connections ! latexfontsize="scriptsize" | Ball/pin # ! latexfontsize="scriptsize" |<nowiki> Voltage|domain</nowiki>! latexfontsize="scriptsize" | Type ! latexfontsize="scriptsize" | Notes! latexfontsize="scriptsize" | Alternative Functions
|-
|J5J1.1166|DGNDCLK1_N|DGNDCPU.CLK1_N|T23| -|<nowiki>-</nowiki>D|G| colspan="2" |
|-
|J5J1.2168|PCIE2_RXNCLK1_P|CPU.PCIE2_RXN_NCLK1_P|D24R23| -
|D
| colspan="2" ||
|-
|J5J1.3170|PCIE2_RXPUSB2_RXN|CPU.PCIE2_RXN_PUSB2_RX_N|D25B8| -
|D
| colspan="2" ||
|-
|J5J1.4172|DGNDUSB2_RXP|DGNDCPU.USB2_RX_P|A8| -|<nowiki>-</nowiki>D|G| colspan="2" |
|-
|J5J1.5174|PCIE2_TXNUSB2_TXN|CPU.PCIE2_TXN_NUSB2_TX_N|E24B9| -
|D
| colspan="2" ||
|-
|J5J1.6176|PCIE2_TXPUSB2_TXP|CPU.PCIE2_TXN_PUSB2_TX_P|E25A9| -
|D
| colspan="2" ||
|-
|J5J1.7178|DGND|DGND| -|<nowiki>-</nowiki>|G| colspan="2" ||-|J5.8|PCIE2_REF_CLKNUSB1_RXN|CPU.PCIE2_REF_PAD_CLK_NUSB1_RX_N|F24B12| -
|D
| colspan="2" ||
|-
|J5J1.9180|PCIE2_REF_CLKPUSB1_RXP|CPU.PCIE2_REF_PAD_CLK_PUSB1_RX_P|F25A12| -
|D
| colspan="2" ||
|-
|J5J1.10182|DGND|DGND| -|<nowiki>-</nowiki>|G| colspan="2" ||-|J5.11|CSI_P2_CKNUSB1_TXN|CPU.MIPI_CSI2_CLK_NUSB1_TX_N|A19B13| -
|D
| colspan="2" ||
|-
|J5J1.12184|CSI_P2_CKPUSB1_TXP|CPU.MIPI_CSI2_CLK_PUSB1_TX_P|B19A13| -
|D
| colspan="2" ||
|-
|J5J1.13186|DGNDUSB1_VBUS|DGNDCPU.USB1_VBUS|D14
| -
|<nowiki>-</nowiki>S|GAbsolute maximum ratings 5.25V| colspan="2" |
|-
|J5J1.14188|CSI_P2_DN0USB2_VBUS|CPU.MIPI_CSI2_D0_NUSB2_VBUS|C20D9
| -
|DS| colspan="2" Absolute maximum ratings 5.25V||
|-
|J5J1.15190|CSI_P2_DP0DGND|CPU.MIPI_CSI2_D0_P|D10DGND
| -
|D<nowiki>-</nowiki>| colspan="2" G|||
|-
|J5J1.16192|CSI_P2_DN1USB1_ID|CPU.MIPI_CSI2_D1_NUSB1_ID|A20C14|VDD_PHY_3V3|I||||-|J1.194|USB2_ID|CPU.USB2_ID|C9|VDD_PHY_3V3|I||||-|J1.196|USB1_DN|CPU.USB1_DN|B14
| -
|D
| colspan="2" ||
|-
|J5J1.17198|CSI_P2_DP1USB1_DP|CPU.MIPI_CSI2_D1_PUSB1_DP|B20A14
| -
|D
| colspan="2" ||-|J5.18|DGND|DGND| -|<nowiki>-</nowiki>|G| colspan="2" |
|-
|J5J1.19200|CSI_P2_DN2USB2_DP|CPU.MIPI_CSI2_D2_NUSB2_DP|A21A10
| -
|D
| colspan="2" ||
|-
|J5J1.20202|CSI_P2_DP2USB2_DN|CPU.MIPI_CSI2_D2_PUSB2_DN|B21B10
| -
|D
| colspan="2" ||
|-
|J5J1.21|CSI_P2_DN3|CPU.MIPI_CSI2_D3_N|C19| -|D| colspan="2" ||-|J5.22|CSI_P2_DP3|CPU.MIPI_CSI2_D3_P|D19| -|D| colspan="2" ||-|J5.23204|DGND|DGND
| -
|<nowiki>-</nowiki>
|G
| colspan="2" ||-|J5.24|I2C4_SCL|CPU.I2C4_SCL|F8|NVCC_3V3|I/O
|
|
|-
|J5.25
|I2C4_SDA
|CPU.I2C4_SDA
|F9
|NVCC_3V3
|I/O
|
|
|}
===Pinout Table JD5 ONE PIECE J4 pins declaration ===
{| class="wikitable"
! latexfontsize="scriptsize" | Pin
! latexfontsize="scriptsize" | Internal Connections
! latexfontsize="scriptsize" | Ball/pin #
! latexfontsize="scriptsize" |<nowiki> Voltage|domain</nowiki>
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
! latexfontsizecolspan="scriptsize2" | Alternative Functions
|-
|JD5J4.1
|DGND
|DGND
|<nowiki>-</nowiki>
|G
|
|
|
|-
|JD5rowspan="7" |J4.2|EEPROM_WProwspan="7" |SAI1_RXD7|Internal EEPROM Write Protectrowspan="7" |CPU.SAI1_RXD7| -rowspan="7" |G1| rowspan="7" |NVCC_3V3| rowspan="7" |I/O| rowspan="7" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA7
|-
|JD5.3ALT1|NCSAI6_MCLK|Not Connected-| -ALT2| -SAI1_TX_SYNC|Z-|ALT3|SAI1_TX_DATA4
|-
|JD5.4|JTAG_TCK|CPU.JTAG_TCK|T5|NVCC_3V3|I|internal pull-up 10k to NVCC_3V3ALT4|CORESIGHT_TRACE7
|-
|JD5.5|JTAG_TMS|CPU.JTAG_TMS|V5|NVCC_3V3|I|ALT5|GPIO4_IO09
|-
|JD5.6|JTAG_TDO|CPU.JTAG_TDO|U5|NVCC_3V3|O|ALT6|SRC_BOOT_CFG7
|-
|JD5rowspan="6" |J4.73|JTAG_TDIrowspan="6" |SAI1_RXD6| rowspan="6" |CPU.JTAG_TDISAI1_RXD6|W5rowspan="6" |G2| rowspan="6" |NVCC_3V3| rowspan="6" |I/O| rowspan="6" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA6
|-
|JD5.8|JTAG_nTRST|CPU.JTAG_TRST_B|U6|NVCC_3V3|I|ALT1|SAI6_TX_SYNC
|-
|JD5ALT2|SAI6_RX_SYNC|-|ALT4|CORESIGHT_TRACE6|-|ALT5|GPIO4_IO08|-|ALT6|SRC_BOOT_CFG6|-| rowspan="7" |J4.94|CPU_PORnrowspan="7" |SAI1_RXD5| rowspan="7" |CPU.POR_BSAI1_RXD5| rowspan="7" |F1| rowspan="7" |NVCC_3V3| rowspan="7" |I/O| rowspan="7" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA5|-|ALT1|SAI6_TX_DATA0|-|ALT2|SAI6_RX_DATA0|-|ALT3|SAI1_RX_SYNC|-|ALT4|CORESIGHT_TRACE5|-|ALT5|GPIO4_IO07|-|ALT6|SRC_BOOT_CFG5|-PMIC| rowspan="6" |J4.RESETMCU5|W20rowspan="6" |SAI1_RXD43| rowspan="6" |CPU.SAI1_RXD4| rowspan="6" |J1|NVCC_SNVSrowspan="6" |NVCC_3V3| rowspan="6" |I/O|internal pullrowspan="6" |Internally used for BOOT configCould be pulled-up 100k to NVCC_SNVSor down during bootstrap.|ALT0|SAI1_RX_DATA4|-|ALT1|SAI6_TX_BCLK|-|ALT2|SAI6_RX_BCLK|-|ALT4|CORESIGHT_TRACE4|-|ALT5|GPIO4_IO06
|-
|JD5ALT6|SRC_BOOT_CFG4|-| rowspan="5" |J4.6| rowspan="5" |SAI1_RXD3| rowspan="5" |CPU.SAI1_RXD3| rowspan="5" |J2| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA3|-|ALT1|SAI5_RX_DATA3|-|ALT4|CORESIGHT_TRACE3|-|ALT5|GPIO4_IO05|-|ALT6|SRC_BOOT_CFG3|-| rowspan="5" |J4.7| rowspan="5" |SAI1_RXD2| rowspan="5" |CPU.SAI1_RXD2| rowspan="5" |H2| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA2|-|ALT1|SAI5_RX_DATA2|-|ALT4|CORESIGHT_TRACE2|-|ALT5|GPIO4_IO04|-|ALT6|SRC_BOOT_CFG2|-| rowspan="5" |J4.8| rowspan="5" |SAI1_RXD1| rowspan="5" |CPU.SAI1_RXD1| rowspan="5" |L2| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA1|-|ALT1|SAI5_RX_DATA1|-|ALT4|CORESIGHT_TRACE1|-|ALT5|GPIO4_IO03|-|ALT6|SRC_BOOT_CFG1|-| rowspan="5" |J4.9| rowspan="5" |SAI1_RXD0| rowspan="5" |CPU.SAI1_RXD0| rowspan="5" |K2| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT configCould be pulled-up or down during bootstrap.|ALT0|SAI1_RX_DATA0|-|ALT1|SAI5_RX_DATA0|-|ALT4|CORESIGHT_TRACE0|-|ALT5|GPIO4_IO02|-|ALT6|SRC_BOOT_CFG0|-| rowspan="4" |J4.10| rowspan="4" |SAI1_RXC| rowspan="4" |CPU.SAI1_RXC| rowspan="4" |K1| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|SAI1_RX_BCLK|-|ALT1|SAI5_RX_BCLK|-|ALT4|CORESIGHT_TRACE_CTL|-|ALT5|GPIO4_IO01|-| rowspan="4" |J4.11| rowspan="4" |SAI1_RXFS| rowspan="4" |CPU.SAI1_RXFS| rowspan="4" |L1| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|SAI1_RX_SYNC|-|ALT1|SAI5_RX_SYNC|-|ALT4|CORESIGHT_TRACE_CLK|-|ALT5|GPIO4_IO00|-|J4.12|DGND|DGND| -|<nowiki>-</nowiki>|G||||-| rowspan="4" |J4.13| rowspan="4" |SAI1_MCLK| rowspan="4" |CPU.SAI1_MCLK| rowspan="4" || rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|SAI1_MCLK|-|ALT1|SAI5_MCLK |-|ALT2|SAI1_TX_BCLK|-|ALT5|GPIO4_IO20|-|J4.14|DGND|DGND| -|<nowiki>-</nowiki>|SG||
|
|-
| rowspan="4" |J4.15
| rowspan="4" |SAI1_TXFS
| rowspan="4" |CPU.SAI1_TXFS
| rowspan="4" |H4
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|SAI1_TX_SYNC
|-
|ALT1
|SAI5_TX_SYNC
|-
|ALT4
|CORESIGHT_EVENTO
|-
|ALT5
|GPIO4_IO10
|-
| rowspan="4" |J4.16
| rowspan="4" |SAI1_TXC
| rowspan="4" |CPU.SAI1_TXC
| rowspan="4" |J5
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|SAI1_TX_BCLK
|-
|ALT1
|SAI5_TX_BCLK
|-
|ALT4
|CORESIGHT_EVENTI
|-
|ALT5
|GPIO4_IO11
|-
| rowspan="5" |J4.17
| rowspan="5" |SAI1_TXD0
| rowspan="5" |CPU.SAI1_TXD0
| rowspan="5" |F2
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA0
|-
|ALT1
|SAI5_TX_DATA0
|-
|ALT4
|CORESIGHT_TRACE8
|-
|ALT5
|GPIO4_IO12
|-
|ALT6
|SRC_BOOT_CFG8
|-
| rowspan="5" |J4.18
| rowspan="5" |SAI1_TXD1
| rowspan="5" |CPU.SAI1_TXD1
| rowspan="5" |E2
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA1
|-
|ALT1
|SAI5_TX_DATA1
|-
|ALT4
|CORESIGHT_TRACE9
|-
|ALT5
|GPIO4_IO13
|-
|ALT6
|SRC_BOOT_CFG9
|-
| rowspan="5" |J4.19
| rowspan="5" |SAI1_TXD2
| rowspan="5" |CPU.SAI1_TXD2
| rowspan="5" |B2
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA2
|-
|ALT1
|SAI5_TX_DATA2
|-
|ALT4
|CORESIGHT_TRACE10
|-
|ALT5
|GPIO4_IO14
|-
|ALT6
|SRC_BOOT_CFG10
|-
| rowspan="5" |J4.20
| rowspan="5" |SAI1_TXD3
| rowspan="5" |CPU.SAI1_TXD3
| rowspan="5" |D1
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA3
|-
|ALT1
|SAI5_TX_DATA3
|-
|ALT4
|CORESIGHT_TRACE11
|-
|ALT5
|GPIO4_IO15
|-
|ALT6
|SRC_BOOT_CFG11
|-
| rowspan="6" |J4.21
| rowspan="6" |SAI1_TXD4
| rowspan="6" |CPU.SAI1_TXD4
| rowspan="6" |D2
| rowspan="6" |NVCC_3V3
| rowspan="6" |I/O
| rowspan="6" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA4
|-
|ALT1
|SAI6_RX_BCLK
|-
|ALT2
|SAI6_TX_BCLK
|-
|ALT4
|CORESIGHT_TRACE12
|-
|ALT5
|GPIO4_IO16
|-
|ALT6
|SRC_BOOT_CFG12
|-
| rowspan="6" |J4.22
| rowspan="6" |SAI1_TXD5
| rowspan="6" |CPU.SAI1_TXD5
| rowspan="6" |C2
| rowspan="6" |NVCC_3V3
| rowspan="6" |I/O
| rowspan="6" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA5
|-
|ALT1
|SAI6_RX_DATA0
|-
|ALT2
|SAI6_TX_DATA0
|-
|ALT4
|CORESIGHT_TRACE13
|-
|ALT5
|GPIO4_IO17
|-
|ALT6
|SRC_BOOT_CFG13
|-
| rowspan="6" |J4.23
| rowspan="6" |SAI1_TXD6
| rowspan="6" |CPU.SAI1_TXD6
| rowspan="6" |B3
| rowspan="6" |NVCC_3V3
| rowspan="6" |I/O
| rowspan="6" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA6
|-
|ALT1
|SAI6_RX_SYNC
|-
|ALT2
|SAI6_TX_SYNC
|-
|ALT4
|CORESIGHT_TRACE14
|-
|ALT5
|GPIO4_IO18
|-
|ALT6
|SRC_BOOT_CFG14
|-
| rowspan="5" |J4.24
| rowspan="5" |SAI1_TXD7
| rowspan="5" |CPU.SAI1_TXD7
| rowspan="5" |C1
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |Internally used for BOOT config
Could be pulled-up or down during bootstrap.
|ALT0
|SAI1_TX_DATA7
|-
|ALT1
|SAI6_MCLK
|-
|ALT4
|CORESIGHT_TRACE15
|-
|ALT5
|GPIO4_IO19
|-
|ALT6
|SRC_BOOT_CFG15
|-
|J4.25
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|}
 
==ONE PIECE J5 pins declaration ==
{| class="wikitable"
! latexfontsize="scriptsize" | Pin
! latexfontsize="scriptsize" | Pin Name
! latexfontsize="scriptsize" | Internal Connections
! latexfontsize="scriptsize" | Ball/pin #
! latexfontsize="scriptsize" | Voltage domain
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
! colspan="2" |Alternative Functions
|-
|J5.1
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.2
|PCIE2_RXN
|CPU.PCIE2_RXN_N
|D24
| -
|D
|
|
|
|-
|J5.3
|PCIE2_RXP
|CPU.PCIE2_RXN_P
|D25
| -
|D
|
|
|
|-
|J5.4
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.5
|PCIE2_TXN
|CPU.PCIE2_TXN_N
|E24
| -
|D
|
|
|
|-
|J5.6
|PCIE2_TXP
|CPU.PCIE2_TXN_P
|E25
| -
|D
|
|
|
|-
|J5.7
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.8
|PCIE2_REF_CLKN
|CPU.PCIE2_REF_PAD_CLK_N
|F24
| -
|D
|
|
|
|-
|J5.9
|PCIE2_REF_CLKP
|CPU.PCIE2_REF_PAD_CLK_P
|F25
| -
|D
|
|
|
|-
|J5.10
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.11
|CSI_P2_CKN
|CPU.MIPI_CSI2_CLK_N
|A19
| -
|D
|
|
|
|-
|J5.12
|CSI_P2_CKP
|CPU.MIPI_CSI2_CLK_P
|B19
| -
|D
|
|
|
|-
|J5.13
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.14
|CSI_P2_DN0
|CPU.MIPI_CSI2_D0_N
|C20
| -
|D
|
|
|
|-
|J5.15
|CSI_P2_DP0
|CPU.MIPI_CSI2_D0_P
|D10
| -
|D
|
|
|
|-
|J5.16
|CSI_P2_DN1
|CPU.MIPI_CSI2_D1_N
|A20
| -
|D
|
|
|
|-
|J5.17
|CSI_P2_DP1
|CPU.MIPI_CSI2_D1_P
|B20
| -
|D
|
|
|
|-
|J5.18
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
|J5.19
|CSI_P2_DN2
|CPU.MIPI_CSI2_D2_N
|A21
| -
|D
|
|
|
|-
|J5.20
|CSI_P2_DP2
|CPU.MIPI_CSI2_D2_P
|B21
| -
|D
|
|
|
|-
|J5.21
|CSI_P2_DN3
|CPU.MIPI_CSI2_D3_N
|C19
| -
|D
|
|
|
|-
|J5.22
|CSI_P2_DP3
|CPU.MIPI_CSI2_D3_P
|D19
| -
|D
|
|
|
|-
|J5.23
|DGND
|DGND
| -
|<nowiki>-</nowiki>
|G
|
|
|
|-
| rowspan="4" |J5.24
| rowspan="4" |I2C4_SCL
| rowspan="4" |CPU.I2C4_SCL
| rowspan="4" |F8
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|I2C4_SCL
|-
|ALT1
|PWM2_OUT
|-
|ALT2
|PCIE1_CLKREQ_B
|-
|ALT5
|GPIO5_IO20
|-
| rowspan="4" |J5.25
| rowspan="4" |I2C4_SDA
| rowspan="4" |CPU.I2C4_SDA
| rowspan="4" |F9
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|I2C4_SDA
|-
|ALT1
|PWM1_OUT
|-
|ALT2
|PCIE2_CLKREQ_B
|-
|ALT5
|GPIO5_IO21
|}
U0007
Bureaucrats, dave_user, Administrators
8,286
edits
Retrieved from "https://wiki.dave.eu/index.php/Special:MobileDiff/10240...19065"