Bureaucrats, dave_user, Administrators
8,251
edits
Changes
no edit summary
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Sep 2020/09/29
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
|-
|}
<section end=History/>
<section begin=Body/>
== Processor and memory subsystem ==
{| class="wikitable" |
| align="center" style="background:#f0f0f0;" |'''Processor'''
| align="center" style="background:#f0f0f0;" |'''# Coresi.MX8M Dual'''| align="center" style="background:#f0f0f0;" |'''Clocki.MX8M Quad'''| align="center" style="background:-|#f0f0f0;" Cores|'''L2'''2x Arm® Cortex®-A53 '''Cache'''1x Arm® Cortex®-M4| align="center" style="background:#f0f0f0;" |'''LPDDR4'''4x Arm® Cortex®-A53 1x Arm® Cortex®-M4| align="center" style="background:#f0f0f0;" |'''GPU'''-| align="center" style="background:#f0f0f0;" Clock|'''VPU'''| aligncolspan="center" style="background:#f0f0f0;2" |'''Display'''1.3 GHz '''Controller'''1.5 GHz| align="center" style="background:#f0f0f0;" -|'''Video'''L2 '''Output'''Cache| aligncolspan="center" style="background:#f0f0f0;2" |'''Camera'''1 MB'''Input'''|-| align="center" style="background:#f0f0f0;" |'''PCIe'''LPDDR4| aligncolspan="center" style="background:#f0f0f0;2" |'''USB'''32 bit @ 1600 MHz (LPDDR4-3200)
|-
| i.MX8M Dual || 2x Arm® Cortex®-A53 1x Arm® Cortex®-M4 | rowspan="2" |1.3 GHz1.5 GHz | rowspan="2" |1 MB || rowspan="2" |32 bit @ 1600 MHz(LPDDR4-3200) GPU| rowspancolspan="2" |4 Shader* OpenGL ES 1.1, 2.0, 3.0, 3.1* Open CL 1.2* Vulkan| rowspan-|VPU| colspan="2" |4Kp60 HEVC/H.265 main, and main 10 decoder
4Kp60 VP9 decoder
1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder
|-|Display Controller| rowspancolspan="2" |Dual Independent
Display Support
up tp 4kp60 | rowspan-|Video Output| colspan="2" |1x HDMI 2.0a
1x MIPI-DSI
(with MIPI to LVDS bridge)
| rowspan-|Camera Input| colspan="2" |2x MIPI CSI
(4-lanes each)
| rowspan-|PCIe| colspan="2" | 2x PCIe 2.0
(1-lane each)
| rowspan-|USB| colspan="2" |2x USB 3.0
Dual role
|-
|+ align="bottom" style="caption-side: bottom" | Table: i.MX8M models comparison
=== NAND flash bank ===
{| style="color:#000000; border:solid 2px #73B2C7; background-color:#ededed;font-size:95%; vertical-align:middle;"
| [[File:TBD.png|30px]]
| '''Section not completed yet'''
|}
Alternative option for main storage memory can be a 8-bit wide NAND flash connected to the CPU's Raw NAND flash controller. It can act as boot peripheral. The following table reports the NAND flash specifications:
=== Memory map ===
For detailed information, please refer to chapter 2 “Memory Maps” of the [https://www.nxp.com/webapp/Download?colCode=IMX8MDQLQRM i.MX MX8M Applications Processor Reference Manual.]
=== Power supply unit ===