3,260
edits
Changes
m
no edit summary
# PMIC transitions from OFF to ON state
# PMIC initiates power-up sequence needed by MX6 processor
# NVCC_AXEL_I/O_3.3V/1.8V signal is raised; this active-high signal indicates that SoM's I/O is powered. This signal can be used to manage carrier board power up sequence in order to prevent back powering (from SoM to carrier board or vice versa). For additional information, please refer to the [[Power_%28AxelUltra%29#Note_on_NVCC_AXEL_I.2FO_3.3V.2F1.8V_usage | Note]] below.
# configurable I/O power rails (NVCC_CSI_EXT, NVCC_EIM_EXT, NVCC_SD3_EXT, NVCC_LCD_EXT) are powered by carrier board
# PMIC VGEN6 LDO is turned on (this is the last regulator turned on automatically by PMIC)
