Bureaucrats, dave_user, Administrators
8,142
edits
Changes
no edit summary
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | Nov Dec 2020
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | First version
|}
!SOC
|
* D: XC7Z020 ARM Cortex-A9 667MHz - Speed grade ''-1''
* EJ: XC7Z020 XC7Z007S ARM Cortex-A9 766MHz 667MHz - Speed grade ''-2''* F: XC7Z020 ARM Cortex-A9 866MHz - Speed grade ''-3''* H: XC7Z020 ARM Cortex-A9 866MHz - Military grade* I: XC7Z014S ARM Cortex-A9 766MHz - Speed grade ''-21''
|System on chip definition (and FPGA speed grade)
|-
!Boot/Misc
|
|-
!Temperature range
* C - Commercial grade: suitable for 0/70°C environment
* I - Industrial grade: suitable for -40/85°C environment
|
|-
|
* 0: first version
|PCB release may change for manufacturing purposes (i.e. text fixture adaptation)
|-
|
* R: RoHS compliant
|typically connected to production process and quality
|-
=== Example ===
BORA Lite SOM code '''DBRF4110C2RDBTD4111I0R-00'''
* DBR DBT - BORA Lite SOM module* F D - XC7Z020 ARM Cortex-A9 866MHz - Speed grade ''-31''
* 4 - 16MB NOR Flash
* 1 - 1GB DDR3
* 1 - 1GB NAND flash
* 0 1 - NOR boot, FPGA bank 34 fixed PSU, without Voltage monitor* C I - Commercial Industrial temperature range* 2 0 - PCB revision Cfirst version
* R- RoHS manufacturing process
* -00 - standard u-boot pre-programmed
