Difference between revisions of "Reset scheme (Naon)"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{InfoBoxTop}} {{AppliesToNaon}} {{InfoBoxBottom}} Five different signals are provided by Naon SOM. FOllowing sections describes in more detail each one. ===MRST (J2.102)=== T...")
 
(MRST (J2.102))
Line 4: Line 4:
 
Five different signals are provided by Naon SOM. FOllowing sections describes in more detail each one.
 
Five different signals are provided by Naon SOM. FOllowing sections describes in more detail each one.
 
===MRST (J2.102)===
 
===MRST (J2.102)===
This pin is connected to HDRST signal of [[http://www.ti.com/product/tps659113 PMIC TPS659113]].
+
This pin is connected to HDRST signal (cold reset) of [http://www.ti.com/product/tps659113 PMIC TPS659113]. When high, this signals keeps PMIC in off mode and resets TPS659113 to default settings. MRST has a weak internal pulldown.
 +
 
 
===PORSTn (J2.109)===
 
===PORSTn (J2.109)===
 
===RSTOUTn (J2.91)===
 
===RSTOUTn (J2.91)===
 
===CPU_RESETn (J2.15)===
 
===CPU_RESETn (J2.15)===
 
===JTAG_TRSTn (J2.100)===
 
===JTAG_TRSTn (J2.100)===

Revision as of 12:55, 2 May 2012

Info Box
Naon am387x-dm814x.png Applies to Naon

Five different signals are provided by Naon SOM. FOllowing sections describes in more detail each one.

MRST (J2.102)[edit | edit source]

This pin is connected to HDRST signal (cold reset) of PMIC TPS659113. When high, this signals keeps PMIC in off mode and resets TPS659113 to default settings. MRST has a weak internal pulldown.

PORSTn (J2.109)[edit | edit source]

RSTOUTn (J2.91)[edit | edit source]

CPU_RESETn (J2.15)[edit | edit source]

JTAG_TRSTn (J2.100)[edit | edit source]