Difference between revisions of "Integration guide (Maya)"
DevWikiAdmin (talk | contribs) (→Carrier board specific design guidelines) |
DevWikiAdmin (talk | contribs) |
||
| Line 1: | Line 1: | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
===Carrier board specific design guidelines=== | ===Carrier board specific design guidelines=== | ||
<br/> | <br/> | ||
| Line 17: | Line 5: | ||
In this section hardware guidelines valid for MAYA are analized. The information provided here complete the [[Carrier board design guidelines (SOM)|Carrier board design guidelines]] for some specific interfaces. | In this section hardware guidelines valid for MAYA are analized. The information provided here complete the [[Carrier board design guidelines (SOM)|Carrier board design guidelines]] for some specific interfaces. | ||
| − | |||
| − | |||
==== Interfaces Guidelines ==== | ==== Interfaces Guidelines ==== | ||
For interfaces not mentioned in this section, refer to the generic guidelines. | For interfaces not mentioned in this section, refer to the generic guidelines. | ||
===== USB ===== | ===== USB ===== | ||
| − | |||
| − | |||
| − | |||
====== PCB ====== | ====== PCB ====== | ||
Table listeb below integrated the general basic guidelines table | Table listeb below integrated the general basic guidelines table | ||
| Line 35: | Line 18: | ||
| Max traces length ||-||-||17" | | Max traces length ||-||-||17" | ||
|} | |} | ||
| + | === LCD Interface === | ||
| + | ==== PCB ==== | ||
| + | * Matching depends from Pixel Clock. As general rule, match lines at 500-800 mils | ||
| + | * Place series terminator near Maya Connector | ||
| + | === VIN Interface === | ||
| + | ==== PCB ==== | ||
| + | * Matching depends from Pixel Clock. As general rule, match lines at 500-800 mils | ||
| + | * Place series terminator near VIN source | ||
| + | === RMII Interface === | ||
| + | ==== Schematic ==== | ||
| + | * use a standard RMII PHY device that support 50MHz Clock input mode | ||
| + | * Set PHY address different from integrated PHY | ||
Revision as of 08:06, 23 October 2012
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Contents
Carrier board specific design guidelines[edit | edit source]
Please refer first to Carrier board design guidelines.
In this section hardware guidelines valid for MAYA are analized. The information provided here complete the Carrier board design guidelines for some specific interfaces.
Interfaces Guidelines[edit | edit source]
For interfaces not mentioned in this section, refer to the generic guidelines.
USB[edit | edit source]
PCB[edit | edit source]
Table listeb below integrated the general basic guidelines table
| Parameter for USB Differential Pairs | Min | Typ | Max |
| Max traces length | - | - | 17" |
LCD Interface[edit | edit source]
PCB[edit | edit source]
- Matching depends from Pixel Clock. As general rule, match lines at 500-800 mils
- Place series terminator near Maya Connector
VIN Interface[edit | edit source]
PCB[edit | edit source]
- Matching depends from Pixel Clock. As general rule, match lines at 500-800 mils
- Place series terminator near VIN source
RMII Interface[edit | edit source]
Schematic[edit | edit source]
- use a standard RMII PHY device that support 50MHz Clock input mode
- Set PHY address different from integrated PHY
