Changes

Jump to: navigation, search

Design Overview (AxelLite)

No change in size, 14:02, 25 March 2014
m
no edit summary
== CPU module connector ==
All interface signals AXEL LITE Axel Lite provides are routed through SODIMM DDR3 204 pin (named J2). The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to AXEL LITE Axel Lite pinout specifications.

Navigation menu